TECHNICAL MANUAL

MAINTENANCE INSTRUCTIONS

IS/1000 HIGH CAPACITY MAGMETIC DISK CONTROLLER, TYPE OL-169/UYQ()

This manual contains material reproduced by permission of GTE/IS. Use, duplication, or disclosure for use outside the Government is not authorized.

HEADQUARTERS
DEPARTMENT OF THE ARMY
Washington, DC, 30 November 1979

TM 11-7010- 200-34-2, 30 November 1979, is published for the use of all concerned. This manual is a reprint of TO 31S5-2UYQ-12, 14 March 1978.

By Order of the Secretary of the Army

E. C. MEYER
General, United States Army
Chief of Staff

Official:

J. C. PENNINGTON
Major General, United States Army
The Adjutant General

DISTRIBUTION:

Active Army

TSG (1)	Army Dep (1) except
USAARENBD (1)	LBAD (10)
USAINSCOM (2)	SAAD (10)
TRADOC (2)	TOAD (14)
DARCOM (1) ·	SHAD (3)
TECOM (1)	USA Dep (1)
OS Maj Comd (2)	Sig Sec USA Dep (1)
USACC (2)	Units org under fol TOE:
HISA (Ft Monmouth (21)	29-134 (1)
Armies (1)	29-136 (1)
USASIGS (10)	29-207 (2)
Svc Colleges (1)	29-610 (2)
WSMR (1)	Acct # M0497 (2)
USAERDAA (1)	" # DO741 (1)
USAERDAW (1)	" # HO534 (1)
Ft Richardson (CERCOM Ofc) (1)	" # A0049 (1)
Fr Carson (5)	" # SO392 (3)
Ft Gillem (5)	" # J0861 (10)
	" # CO214 (2)

NG: NONE

USAR! NONE

For explanation of abbreviations see, AR 310-50.

CONTENTS

<u>Para</u>	g r a p h	<u>Page</u>
	SECTION 1 INTRODUCTION	
1 . 1 1 . 2 1 . 3	FURPOSE. scope. DOCUMENTATION. 1.3.1 Publications 1.3.2 Abbreviations and Conventions. SECTION 2 DESCRIPTION	1 - 1 1 - 1 1 - 1 1 - 1 1 - 1
2.12.2	GENERAL. MAGNETIC DISK STORAGE PRINCIPLES 2.2.1 Magnetic Disk Subsystem. 2.2.2 Storage Medium 2.2.3 Data Recording	2 - 1 2 - 1 2 - 1 2 - 2 2 - 2
	2.2.3.1 Recording Mode 2.2.3.2 Recording Format 2.2.3.3 Recording Density 2.2.3.4 Recording Capacity 2.2.4 Data Addressing.	2 - 2 2 - 2 2 - 2 2 - 2 2 - 2 2 - 3
	2.2.4.1 Vertical Addressing. 2.2.4.2 Horizontal Addressing. 2.2.4.3 Cylinder Concept 2.2.4.4 Data Access. 2.2.5 Basic Operations.	2-3 2-3 2-3 2-5 2-5
2.3	2.2.6 Head Positioning 2.2.7 Cylinder Detection 2.2.8 Index Mark and Rotational Speed Detection. 2.2.9 Data Organization. PHYSICAL DESCRIPTION	2-5 2-6 2-6 2-6 2-8
	2.3.1 Programmable Device Controller 2.3.2 Interface Controller 2.3.3 Interface Assembly 2.3.3.1 Power Sequencer Card 2.3.3.2 Phase Locked Oscillator Card 2.3.3.3 I/O Logic Card	2-8 2-9 2-9 2-12 2-13 2-13
2.4	2.3.3.4 Simplex Card 2.3.3.5 Mul+iplex Card 2.3.3.6 Chassis. 2.3.4 AC Power Distribution Panel. PUNCTIONAL DESCRIPTION	2-13 2-13 2-13 2-15 2-16
	2.4.1 Functional Blocks. 2.4.2 Programmable Device Controller 2.4.2.1 CPU Interface 2.4.2.2 Control Read Only Memory 2.4.2.3 Microprogessor	2-16 2-17 2-18 2-19 2-19

GIB INFORMATION SYSTEMS

i

<u>Paragraph</u>		<u>Page</u>
2.4.3	Device Interface Control	2-24 2-24 2-24 2-26
	Software 2.4.4.1 Data Organization 2.4.4.2 Instruction Scheme	2-26 2-28 2-33
2.4.5	Pirmware 2.4.5.1 Subroutines 2.4.5.2 Command Implementation	2-51 2-51 2-54
2.4.6	Interfaces 2.4.6.1 Signal Cable 2.4.6.2 DC Cable 2.4.6.3 AC Cable	2-61 2-61 2-65 2-65
2.4.7	Theory of Operation 2.4.7.1 Power Sequencing 2.4.7.2 Seek Operation 2.4.7.3 Restore Operation 2.4.7.4 Write Operation 2.4.7.5 Write Command	2-65 2-67 2-69 2-71 2-71 2-74
	2.4.7.6 Write Timing Considerations 2.4.7.7 Write Data Transfer Rate 2.4.7.8 Format Track Operation 2.4.7.9 Read Operation 2.4.7.10 Read Command 2.4.7.11 Read Timing Considerations	2-75 2-75 2-75 2-76 2-76 2-78
	2.4.7.12 Read Data Transfer Rate 2.4.7.13 Read Track Descriptor Operation 2.4.7.14 Verify Operation 2.4.7.15 Read Status Operation	2-78 2-78 2-78 2-79
	<u>SECTION 3</u> <u>OPERATING PROCEDU</u> RES	
3.2.1 3.2.2 3.2.3	Processor Operator Panel Pormat Protect Switch 3.2.3.1 Model 114 Disk Drive 3.2.3.2 Model 213 Disk Drive 3.2.3.3 Model 215 Disk Drive	3-1 3-1 3-1 3-7 3-7 3-8 3-8
3.3 PROGRA 3.3.1	Automatic Program Load	3-10 3-10 3-10 3-11 3-11 3-11
2 2 2	Successor Position	3-11

<u>Parag</u>	<u>graph</u>	<u>Page</u>
	SECTION 4	
	INSTALLATION	
4.14.2	4.2.1 Power Requirements	4 - 1 4 - 1 4 - 1 4 - 2 4 - 2 4 - 4
4.3	4.2.2.2 Relative Humidity	4 - 4
4.3	4.3.1 Processor to Controller Interface Cabling	4 - 4
	4.3.2 Intra Controller Cabling	4 - 8
	4.3.3 Controller to Device Interface Cabling	4 - 8
	4.3.4 Power Cabling	4-10
	4.3.5 Address Patching	4-15
	4.3.6 Interrupt and ICI Patching	4-15
	4.3.7 DNA Priority	4-19
	4.3.8 Patching for Number-of-Drives Indication	4-19
	4.3.9 Drive Type Recognition Patching	4-19
4 . 4		4-21
	4.4.1 Board Removal	4-21
	4.4.2 Board Installation	4-23 4-24
	4.4.3 Board Test	4-24 4-28
	4.4.4 Card Removal	4-28 4-28
	4.4.5 Card Installation	4-28 4-28
	4.4.6 Card Test	4-28
	4.4.7 Interface Assembly Removal	4-40
	4.4.8 Interface Assembly Installation	4-41
	4.4.10 AC Power Distribution Panel Installation	4-43
4.5	UNPACKING AND PACKING	4-43
	UNFACELING AND PACKING	
	<u>SECTION 5</u> <u>MAINTENANCE</u>	
5.1	GENERAL	
	5.1.1 Service Reports and Usage Logs	
5.2	PREVENTIVE MAINTENANCE	5 - 1
	5.2.1 Periodic Maintenance	5 - 2
		5 - 2
- a	5.2.3 Logic Voltage Level Measurement	5 - 2
5.3	CORRECTIVE MAINTENANCE	5 - 2
	5.3.1 Failure Isolation	5 - 2
	5.3.2 Failure Analysis	5 - 6
	5.3.2.1 Mechanical Failures	5 - 6
	5.3.2.2 Electrical Failures	5 - 6
	5.3.2.3 Software Failures	5 - 6
	5.3.3 Failure Correction	5 - 7 5 - 7
	5.3.3.1 Adjustment and Repair	
	5.3.3.2 Proper Operation Verification	3 - /

<u>Parag</u>	<u>raph</u>	<u>Page</u>
	SECTION 6	
	PERFORMANCE TESTS	
6.1	GENERAL	6 - 1
6.2	DESCRIPTION	6 - 1
	6.2.1 Command Acceptance Test (Cn)	6 - 4
	6.2.1.1 Command Acceptance Test Cl	6 - 4
	6.2.1.2 Command Acceptance Test C2	6 - 4
	6.2.1.3 Command Acceptance Test C3	6 - 4
	6.2.1.4 Command Acceptance Test C4	6 - 5
	6.2.1.5 Command Acceptance Test C5	6 - 5
	6.2.1.6 Command Acceptance Test C6	6 - 5
	6.2.1.7 Command Acceptance Test C7	6 - 5
	6.2.2 Disk Subsystem Reliability Tests (Dn)	6 - 6
	6.2.2.1 Disk Subsystem Reliability Test Dl	6 - 6
	6.2.2.2 Disk Subsystem Reliability Test D2	6 - 6
	6.2.2.3 Disk Subsystem Reliability Test D3	6 - 8
	6.2.2.4 Disk Subsystem Reliability Test D4	6 - 8
	6.2.2.5 Disk Subsystem Reliability Test D5	6 - 8
	6.2.2.6 Disk Subsystem Reliability Test D6	6 - 8
	6.2.2.7 Disk Subsystem Reliability Test D7	6 - 9
	0.2.2.0 Disk Subsystem Reliability lest bo	6 - 9
	6.2.3 Troubleshooting Tests (TS)	6 - 9
6.3	PREREQUISITES	6-11
6 . 4	TEST SETUP	6-11
6.5	OPERATING PROCEDURES	6-11
	6.5.1 Test Selection	6-18
	6.5.2 Troubleshooting Routine (TS)	6-18
	6.5.3 Test Sequence Routine (SQ)	6-18
	6.5.4 Input Rejection	6-18
6.6	ERROR INDICATIONS	6-18
	<u>APPENDICE</u> S	
	11 D 1	Page
Apper	IIIIA I IIII IIII	_
Α	MICROPROGRAM FLOWCHARTS	A-1
	A.1 GENERAT	A-1
В	DISC UNIT TEST FLOWCHARTS	B-1
	B.1 GENERAL	B-1
C	LOGICS/SCHEMATICS	C-1
_		C-1

CONTENTS

TABLES

Table	<u>Title</u>	<u>Page</u>
1 - 1	Abbreviations	1 - 2
2 - 1	Microprocessor Performance Specification	2 - 2 2
2 - 2	Packet Structure	2-33
2 - 3	Operation Control Word One	2-35
2 - 3	Major Status Word	2 - 4 5
2 - 4	Minor Status Word	_
2 - 3 2 - 6	Drive Cosmand In 'ementation	2-55
	Drive Command Dr ementation	2-55
2 - 7	Dedicated Memory Locations \$30 - \$3F in Controller	
2 - 8	Input Function \$30 - \$4F	2-57
2 - 9	Location \$30 - \$4P Output Function	2-58
2 - 10	Location \$40 - \$4F Function Description	2-50
2 - 1 1	Dedicated Memory Locations \$00 - \$00 in Controller	2-60
2 - 12	Input/Output Function \$00 - \$0F	
3 - 1	Control Panel Functions	3 - 2
3 - 2	Format Protect Switch	3 - 7
3 - 3	Model 114, Controls and Indicators	3 - 8
3 - 4	Model 213/215, Controls and Indicators	3 - 10
3 - 5	SENSE Switch Settings, Single-Segment ROM	3 - 12
3 - 6	Tape Load Halts, Single-Segment ROM	3-13
3 - 7	Tape Load Halts, Four-Segment ROM	3 - 14
4 - 1	Disk System Power Consumption	4 - 3
4 - 2	PDC Board, Edge Connector Jl	
4 - 3	PDC Board, Edge Connector J2	4 - 7
4 - 4	PDC Board, Edge Connector J3	4 - 9
4 - 5	DCI Board, Edge Connector J3	4 - 9
4 - 6	DCI Board, Edge Connector Jll	4 - 11
4 - 7	DCI Board, Edge Connector J12	4-11
4 - 8	DCI Board, Edge Connector J13	4-11
4 - 9		4-13
4-10	Signal Cable	4 1 4
4-10	DC Cable	4-17
4-11	AC Cable	4-17
4 - 1 3	Power Regulator Cable	4-17
4-13	Power Control Cable	
4 - 1 4 4 - 1 5	IOL Card, Edge Connector Jl	
	PLO Card Edge Connector Jl	4-34
4 - 1 6 4 - 1 7	PSQ Card, Edge Connector Jl	4-34
	SMX Card, Edge Connector Jl, Card Slot 22	4-35
4 - 18	SMX Card, Edge Connector Jl. Card Slot 23	
4 - 19	MUX Card, Edge Connector Jl, Card Slot 18	4-36
4-20	MUX Card, Edge Connector Jl, Card Slot 19	4-36
4 - 21	MUX Card, Edge Connector Jl, Card Slot 20	4-37
4 - 22	MUX Card, Edge Connector Jl, Card Slot 21	4-37
4-23	Useful Part Numbers	4-44
5 - 1	Preventive Maintenance Checklist	5 - 3
5 - 2	Regulator Board Test Points	5 - 4
5 - 3	Chassis Backpanel Test Points	5 - 6
5 - 4	Disk Interface Power Supply Electrical Requirements	5 - 8
6 - 1	DISC UNIT TEST Test Routines	
6 - 2	Sense Switch Settings.	6-13

10 to	<u>Title</u>	Page
6 - 5 d 6 - 5 e 6 - 5 f 6 - 5 g 6 - 5 h 6 - 5 i 6 - 5 j 6 - 5 k 6 - 5 1 6 - 5 m C - 1	DISC UNIT TEST Control Parameters. DISC UNIT TEST Error Indications Sector Addresses, Cylinders 0-F. Sector Addresses, Cylinders 10-1F. Sector Addresses, Cylinders 20-2F. Sector Addresses, Cylinders 30-3F. Sector Addresses, Cylinders 40-4F. Sector Addresses, Cylinders 50-5F. Sector Addresses, Cylinders 60-6F. Sector Addresses, Cylinders 80-8F. Sector Addresses, Cylinders 80-8F. Sector Addresses, Cylinders 90-9F. Sector Addresses, Cylinders BO-BF. Sector Addresses, Cylinders BO-BF. Sector Addresses, Cylinders CO-CA. IC Module Functional Description	6-14 6-19 6-21 6-21 6-22 6-23 6-23 6-24 6-24 6-25 6-25 6-26 6-27 C-7
	ILLUSTRATIONS	
<u>Figure</u>	<u>Title</u>	Page
2 - 1 2 - 2 2 - 3 2 - 4 2 - 5	Disk Storage Addressing and Cylinder Concept	2 - 4 2 - 7 2 - 9
2 - 6 2 - 7 2 - 8 2 - 9 2 - 10 2 - 11 2 - 12 2 - 13 2 - 14 2 - 15 2 - 16 2 - 17 2 - 18 2 - 19 2 - 20 2 - 21 2 - 22 2 - 23 2 - 24	Interface Assembly, Front View Interface Assembly Logic Cards Interface Assembly Logic Cards Interface Assembly, Rear View AC Power Distribution Panel (PDP) Magnetic Disk Controller Main Logic Blocks PDC Block Diagram, Logic Structure DMA Registers and Data Paths Microprocessor Block Diagram Device Interface Control Block Diagram IS/1000 Magnetic Disk System Track Format Track Format, Unit Detail. Format Core Image for IBM Compatibility. IS/1000 Magnetic Disk System Interface Interface Signal Designations. Power Up/Power Down Sequences. Index and Speed Detection Double Frequency Data Recording Write Operation.	2-10 2-11 2-12 2-14 2-15 2-16 2-17 2-18 2-20 2-21 2-25 2-27 2-29 2-49 2-62 2-63 2-68 2-71 2-72 2-73

<u>Figure</u>	<u>Title</u>	<u>Page</u>
3 - 1	IS/1000 Control Panel	3 - 1
3 - 2	Pormat Protect Switch	3 - 7
3 - 3	Model 114, Operator Control Panel	3 - 8
3 - 4	Model 213/215 Gperator Control Panels	3 - 9
4 - 1	Card File, Card Locations	4 - 2
4 - 2	IS/1000 Magnetic Disk System Cabling Diagram	4 - 5
4 - 3	Internal Interface Cable/Connector Assembly	4 - 8
4 - 4	Interface Control Cable/Connector Assembly, and Power	
	Regulator Cable	4 - 10
4 - 5	Signal Cable	4 - 12
4 - 6	DC Cable	4 - 12
4 - 7	AC Cable	4 - 15
4 - 8	Connector Pin Numbering	4 - 16
4 - 9	IS/1000 Magnetic Disk System, Cabling Kayout	4 - 18
4 - 1 0	Patching	4 - 20
4 - 11	Card Cage and PCP Assembly	4 - 22
4 - 12	Test Cable Connection	4 - 24
4 - 13	PDC Board Component Layout	4-26
4 - 14	IOC Board Component Layout	4 - 27
4 - 15	Card Test Sat-up	4 - 29
4 - 1 6	Interface Logic Card Component Layout	4 - 30
4 - 17	Phase Locked Oscillator Card Component Layout	4 - 30
4 - 18	Simplex Card Component Layout	4-31
4 - 19	Multiplex Card Component Layout	4-31
4 - 20	Power Sequence Card Component Layout	4-32
4 - 21	Extender Card	4-32
4 - 2 2	Interface Assembly	4-38
4 - 2 3	AC Power Distributor Panel	4 - 4 1
4 - 2 4	Cabling System	4-42
5 - 1	Power Regulator Board, Tust Points	5 - 4
5 - 2	Chassis, Test Points	5 - 5
5 - 3	Extended Chassis, Test Points	5 - 5
6 - 1	DISC UNIT TEST Program Structure	6 - 1
6 - 2	DISC UNIT TEST Test Bed Configuration	6 - 3
6 - 3	Incrementing ONEs Pattern	6 - 7
6 - 4	Worst Case Pattern	6 - 7
6-5	Random Data Pattern	6 - 10
6 - 6	Sliding ONEs Pattern	6 - 1 6
6 - 7	Sliding ZEROs Pattern	6 - 1 6
C-1	Logic Symbols Used in the Logic Diagrams	C - 4

GI information systems

SECTION 1 INTRODUCTION

1.1 PURPOSE

This technical manual provides the information necessary for maintenance, servicing and repair of the High Capacity Magnetic Disk Controller.

1.2 SCOPE

The information given in this manual provides the following:

- A brief functional description of the hardware.
- e Preventive maintenance procedures to be performed periodically.
- Corrective maintenance procedures.
- Reference information pertinent to field maintenance.

The information in this manual is presented with the assumption that the user is thoroughly familiar with solid state logic, standard test equipment, and is skilled in common maintenance procedures and troubleshooting techniques. In addition, the user should be familiar with the maintenance documentation shipped with the GTE/IS system.

The scope of this manual is limited to correction of mechanical faults, isolation of faults to the assembly level and correction of faults to the extent of replacing the assembly. Not covered in this manual are repair, system planning and engineering.

1.3 DOCUMENTATION

The following paragraphs define the publications and conventions that support this manual.

1.3.1 Publications

- A0003 IS/1000 Maintenance Manual.
- e E0006 IS/1000 User's Manual.
- H0011 IS/1000 I/O Interface Reference Manual.
- Manuals supplied with vendor-furnished equipment.

1.3.2 Abbreviations and Conventions

Table 1-1 defines abbreviations found in this publication.

The following conventions are observed throughout the text:

• The \$-sign preceding a number signifies that it is in hexadecimal notation.

Table 1-1. Abbreviations (Sheet 1 of 2)

- iations	Meaning
	Ampere.
A se	Alternating current.
bpi	Bits per inch.
põs	Bits per second.
CPU	IS/1000 Central Processing Unit.
CR	Carriage return.
CRC	Cyclic redundancy check.
CRCC	Cyclic redundancy check character.
CROM	Control Read Only Memory.
DA	Direct Access
DMA	Direct memory access.
DROM	Decode read only memory
EDF	Execute Device Function.
FF	Flip-flop.
G TE/IS	General Telephone and Electronics Information Systems, Inc.
HSPT	High-speed paper tape.
Hz	Hertz.
ıc	Integrated circuit.
1/0	Input/Output
IOA	Interface (Input/Gutput) Assembly.
DCI	Disk Controller Interface.
IOL	Interface (Input/Output) Logic
kHz	Kilohertz.
LSB	Least-significant bit.
LSI	Large Scale Integration.
ma.	Milliampere.
MDC	Magnetic Disk Controller.
MDS	Magnetic Disk System.

Table 1-1. Abbreviations (Sheet 2 of 2)

Abbreviations	Meaning
M2	Regahertz.
mil	0.001 inch.
MSB	Most-significant bit.
MSI	Medium Scale Integration.
MUX	Multiplex
E V	Millivolt.
ns	Nanosecond.
op code	Operation code.
PC	Printed circuit.
PDC	Programmable Device Controller.
PDP	Power Distribution Panel.
pf	Picofarad.
PLO	Phase Locked Oscillator.
PROM	Programmable Read Only Memory.
PSQ	Power Sequencer.
RAM	Random Access Memory.
ROM	Read Only Memory.
SMX	Simplex.
SSI	Small Scale Integration.
Sync	Synchronization.
tpi	Tracks per inch.
TTL	Transistor-Transistor-Logic.
TTY	Teleprinter.
us	Microsecond.
Vac	Volts, alternating current.
Vác	Volts, direct current.
VF O	Variable frequency oscillator.

TO31S5-2UYQ-12

- The names of instructions are capitalized for easy identification.
 - signal mnemonics that appear on logic diagrams and panel nomenclature are reproduced in all upper-case characters.
 - TELEPRINTER MESSAGES ARE REPRODUCED IN 1430 TYPE STYLE, AS SHOWN IN THIS EXAMPLE.
 - ONE and ZERO are used in text to denote binary 1 and binary 0 bit conditions, respectively.
 - Values represented in teleprinter messages by letters are reproduced in scribe type style, as shown in this example.

SECTION 2 DESCRIPTION

2.1 GENERAL

This section presents a physical description, a functional description and the theory of operation of the magnetic disk controller. The disk drive itself is covered only to the extent required for a complete understanding of the controller and where necessary to explain general principles and concepts of magnetic disk data storage. The description and theory of operation are preceded by an introduction to magnetic disk storage principles. The Functional Blocks part of the functional description defines the major logic blocks of the disk controller. The Software part of the functional description lists and defines all program instructions accepted by the disk controller, as well as the operation control word codes enabling the disk controller to transfer information between the processor memory and the disk drive.

2.2 MAGNETIC DISK STORAGE PRINCIPLES

The following explanatory discussion is meant to cover the main principles, concepts and terminology relative to magnetic disk data storage in general. In the interest of concision however, concepts with a broad range of diverse applications are covered to highlight only that aspect which is pertinent to its GTE/IS application.

2.2.1 Magnetic Disk Subsystem

The GTE/IS Magnetic Disk subsystem provides high performance, high-capacity auxiliary data storage for the IS/1000 processor. The GTE/IS Magnetic Disk subsystem expands the on-line storage capacity of the IS/1000 by up to 360 million bytes. Its ability for fast, direct access to specific areas of the storage medium, enables high speed data storage and retrieval operations, making it ideally suited for real-time and/or time-sharing data processing applications.

The magnetic disk subsystem consists of a controller and from one to eight model 114 or from one to four model 215 disk drives. The storage and recovery of data by the magnetic disk subsystem, is accomplished through the recording of information on, and retrieval of information from, an IBM 2315 type disk pack or a GTE/IS approved equivalent. The disk drive contains the rotational drive, access mechanism and read/write components and circuitry to record data on, and reproduce data from, the disk pack. The controller receives commands from the IS/1000 processor, and interprets them to initiate operations with the disk drives in the subsystem. Data is transferred between the processor and disk drive using the DMA option. The controller provides data buffering to relieve the processor of stringent timing requirements. The controller also provides the processor with the status of the controller and that of all the attached disk drives in the magnetic disk subsystem.

2.2.2 Storage Medium

The storage medium used in the model 114 and the model 215 is an IBM 2316 type disk pack. The disk pack consists of eleven disks, each 14 inches in diameter and made of aluminum with a magnetic coating on both sides. The disks are stacked 0.35 of an inch apart on a vertical hub, with protective disks mounted immediately above the top and below the bottom disks. It is therefore not possible to use the top surface of the upper disk nor the bottom surface of the lower disk for data storage. Hence, the disk pack contains twenty usable recording surfaces. The bottom protective disk is slightly larger in clammater and has one index slot machined in its periphery.

The entire disk pack weighs approximately fifteen pounds and is, when removed from the drive, enclosed in dust covers for off-line storage.

2.2.3 Data Recording

2.2.3.1 Recording Mode

Data is recorded in NRZ (non-return-to-zero), double frequency, bit-serial mode. In this mode, a doubling of the frequency indicates a ONE while no frequency doubling signifies a ZERO.

2.2.3.2 Recording Format

The format according to which data is recorded on the disk is determined by the programming of the controller. In GTE/IS applications, this is in the form of records of single-sector length. Proper formatting of the data is enabled and monitored through the index notch in the protective bottom cover disk of the disk pack. When the disk pack rotates, the index slot is sensed by an electro-magnetic transducer which translates each slot passage into an electrical pulse. The train of consecutive pulses, enables the controller to format the data, determines the rotational speed of the disk pack, and signals the beginning and subsequent ending of all recording tracks at each complete revolution of the disk pack. In the GTE/IS Magnetic Disk subsystem, the Index Mark is used to start the recording of data on the disks in the form of sixteen, sector length records, with each record containing 346 bytes.

2.2.3.3 Recording Density

Data is recorded at an overall bit density of approximately 2,200 bpi, i.e., 1,100 clock bits and a possible maximum of 1,100 data bits per inch on the innermost track. Recording density for the outermost track is about 1,530 bpi, i.e., 765 clock bits and a possible maximum of 765 data bits per inch.

2.2.3.4 Recording Capacity

The recording capacity of an IBM 2316 type disk pack, when used in a model 114 disk drive, is 22,476,160 bytes, with each byte having eight data bits. The recording capacity of the same disk

pack, when used in a model 215 disk drive, is approximately 44,952,320 bytes, due to the fact that the model 215 can establish twice as many cylinders in the same disk pack.

The recording capacities per track and per cylinder are the same, i.e., 5,536 bytes and 110,720 bytes respectively, for both model disk drives.

2.2.4 Data Addressing

To be able to locate the exact same area on the disk pack repeatedly, each area on the disk pack must be made unique. This is accomplished by adopting an imaginary cylinder concept and assigning a horizontal and a vertical addressing scheme to it.

2.2.4.1 Vertical Addressing

The IBM 2316 type disk pack has twenty recording surfaces. Vertical addressing is accomplished by assigning the numbers 00 through 19 to each of the twenty disk surfaces, in consecutive order, from top to bottom. (Figure 2-1).

2.2.4.2 Horizontal Addressing

Horizontal addressing in the model 114 is accomplished by assigning the numbers 000 through 202, to 203 concentric circles on each disk surface. The concentric circles, .01 inch apart, form the centers of 203 seven mil wide recording tracks.

Horizontal addressing in the model 215 is accomplished by assigning the numbers 000 through 405, to 406 concentric circles on each disk surface. The concentric circles, .005 inch apart, form the centers of 406 four mil wide recording tracks.

In both model disk drives, the outermost cylindrical track, numbered 000, is approximately 13 inches in diameter, the innermost cylindrical track, numbered 202 or 405, is approximately 9 inches in diameter.

2.2.4.3 Cylinder Concept

Twenty recording tracks having the same horizontal address designation, lie in the same circular, vertical plane, and can therefore be thought of as a cylinder containing twenty vertically aligned tracks. Hence, it is possible to address data in any track within any cylinder by positioning the heads at that particular cylinder and selecting the head associated with the desired track. A total of 203 cylinders is available in each disk pack when used in a model 114 disk drive, and 406 cylinders are available in a disk pack when used in a model 215 disk drive.




Figure 2-1. Disk Storage Addressing and Cylinder Concept

2.2.4.4 Data Access

Every area on the disk pack can be accessed through the combined, straight line travel of the read/write heads radially across the disk surfaces, and the rotational motion of the disks. Any track can be accessed specifying a cylinder address and a head address. Any sector in a track can be accessed by specifying the sector address.

2.2.5 Basic Operations

The purpose of the magnetic disk subsystem is to store information on the disk pack and to recover this same information when needed at a later time. To enable the recovery of the stored data, the subsystem must be ab'e to:

- Control precisely where on the disk pack the information is to be recorded.
- 2. Return to the exact same location on the disk pack for recovery of the recorded information.

The three basic operations of the subsystem therefore are:

- 1. Seek.
- 2. Write.
- 3. Read.

Although there are many commands used in conjunction with the magnetic disk subsystem, each command causes the subsystem to execute one or more or a combination of these three operations.

2.2.6 Head Positioning

Positioning of the read/write heads in the disk pack is enabled by the rotational velocity of the disks in combination with the aero-dynamic properties of the head pads. The resultant physical effect is a high density air layer of about 125 microinches, which functions as an air bearing for the head pad to ride on. Each head pad is connected to a head mounting arm. Twenty such head assemblies are mounted to a movable head stack carriage, with the read/write gaps in accurate vertical alignment (Figure 2-1). An electromagnetic servocontrolled linear motor moves the carriage to position the heads at any of the 203 cylinders in the model 114, or any of the 406 cylinders in the models 213 and 215.

The heads are designated according to the corresponding disk surfaces, i.e., head 00 is opposite recording surface 00, head 01 is opposite recording surface 01, etc. After the heads have been rositioned at the desired cylinder, the head carriage is held in place through electronic control by detecting any positional deviation of the heads and counteracting it electrically.

2.2.7 Cylinder Detection

During the head positioning process the travel of the heads must be sonitored. Every time the heads cross a cylinder, this is registered, and the end result is then communicated to the controller. When the cylinder address has been decremented to ZERO the heads have reached the desired cylinder.

Cylinder detection in the model 114 is accomplished through a stationary variable-reluctance transducer, that senses the passing of a teethed rack attached to the moving head carriage (Figure 2-2, detail B). Each tooth on the rack corresponds to a specific cylinder. Thus, the number of teeth passing the transducer translates into the number of cylinders crossed by the heads.

In models 213 and 215, cylinder detection is accomplished optoelectrically by sensing an opaque scale, coded with transparent slots. (Figure 2-2, detail B).

2.2.8 Index Mark and Rotational Speed Detection

As the disk pack rotates, a variable reluctance transducer senses the index notch in the protective bottom disk of the disk pack. The transducer generates a pulse at the detection of each notch (Figure 2-2, detail A). The index pulse is used by the controller as a homing pulse, i.e., it indicates the beginning and subsequent ending of all the tracks in the disk pack.

In addition, the index pulse is used by the disk drive itself to monitor the rotational velocity of the disk pack, which is 2,400 rpm. Attainment and maintenance of this rotational speed is extremely important in maintaining correct bit densities in the tracks. Also, when the rotational velocity of the disk pack is too low, the air bearing between the head pads and the rotating disk surfaces would collapse causing the heads to crash into the disks. Therefore, the heads are not introduced into the disk pack until the disk pack has attained 70 percent of its operational rotational speed. An emergency head retract operation is initiated when the rotational speed drops below 70 percent.

2.2.9 Data Organization

The data organization used in the IS/1000 magnetic disk subsystem is fixed record length, IBM compatible format. This formats the disk pack as shown hereunder.




Figure 2-2. Head Positioning, Cylinder, Index, Sector and Speed Detection

Model 114 Disk Drive	
Cylinders per disk pack	203
Tracks per cylinder	20
Records per track	16
Bytes per record	346
Bytes per track	5,536
Bytes per cylinder	110,720
Bytes per disk pack	22,476,160
Models 213 and 215 Disk Drives	
Models 213 and 215 Disk Drives Cylinders per disk pack	406
	406 20
Cylinders per disk pack	
Cylinders per disk pack Tracks per cylinder	20
Cylinders per disk pack Tracks per cylinder Records per track	20 16
Cylinders per disk pack Tracks per cylinder Records per track Bytes per record	20 16 346

2.3 PHYSICAL DESCRIPTION

The Magnetic Disk Controller (MDC), shown in Figure 2-3, comprises the following:

- Programmable Device Controller board.
- Disk Controller Interface board.
- e Interface Assembly.
- AC Power Distribution Panel.

2.3.1 Programmable Device Controller

The programmable Cevice controller (PDC) board, shown in Figure 2-4, is a standard IS/1000 printed circuit board. The programmable device controller logic is implemented through approximately 125 bipolar ICs of the 7400 series, and is mostly MSI technology. The PDC board is inserted in normal fashion into the IS/1000 chassis where it plugs into the I/O bus.






Figure 2-3. Magnetic Disk Controller (MDC), Main Logic Units

Connector data for the PDC board is given in Tables 4-2, 4-3 and 4-4 of section 4, and in appendix C, engineering drawing 300337, page 4.

An IC map for the PDC board is given in appendix C, engineering drawing 300337, page 2.

2.3.2 Interface Controller

The Disk Controller Interface (DCI) board, shown in Figure 2-5, is a standard IS/1000 controller type printed circuit board. The interface controller logic is implemented through bipolar IC's of the 7400 series, and is mostly MSI technology. The DCI board is inserted in normal fashion into the IS/1000 chassis where it plugs into the I/O bus.

Connector data for the DCI board is given in Tables 4-5 through 4-8 of section 4, and in appendix C, engineering drawing 300352, page 4.

An IC map for the DCI board is given in appendix C, engineering drawing 300352, page 2.

2.3.3 Interface Assembly

The interface assembly shown in Figure 2-6, consists of an IS/1000 card chassis in which the following logic cards are inserted:

- Power Sequencer card.
- Phase Locked Oscillator card.




Figure 2-4. Programmable Device Controller (PDC) Board




Figure 2-5. Disk Controller Interface (DCI) Board

GIE INFORMATION SYSTEMS

2-11




Figure 2-6. Interface Assembly, Front View

11043

- I/O Logic card.
- Simplex card(s).
- Multiplex cards.

2.3.3.1 Power Sequencer Card

The Power Sequencer (PSQ) card, is located in slot 3 of the chassis. The PSQ card contains the sequencing logic necessary for the control of the power up and power down sequences of the disk drives in the

magnetic disk subsystem. The PSQ card is shown in Figures 2-6 and 2-7. For connector data see Table 4-16, under Servicing in Section 4.

2.3.3.2 Phase Locked Oscillator Card

The Phase Locked Oscillator (PLO) card, is located in slot 14 of the chassis. The PLO card is shown in Figures 2-6 and 2-7. For connector data see Table 4-15, under Servicing in Section 4.

2.3.3.3 I/O Logic Card

The I/O Logic (IOL) card is located in slot 16 of the chassis. The I/O Logic card contains drive address decoding logic, and read av * write data clock generation for data going to, or coming from, the disk drives in the disk subsystem. The IOL card is shown in Figures 2-6 and 2-7. For connector data see Table 4-14, under Servicing in Section 4.

2.3.3.4 Simplex Card

The Simplex (SMX) card(s) are located in slots 22 and 23 of the chassis. If the disk subsystem comprises from one to four drives, only one Simplex card is required, which is to be located in slot 22. If the disk subsystem contains from five to eight disk drives, two Simplex cards must be used. The Simplex card contains the logic to process write, read and select status data from and to the individual disk drives.

The Simplex card is shown in Figures 2-6 and 2-7. For connector data refer to Tables 4-17 and 4-18, under Servicing in Section 4.


2.3.3.5 Multiplex Card

Four Multiplex (MUX) cards are located in slots 18, 19, 20 and 21 of the chassis. The Multiplex cards provide the multiplexing logic to enable controlled data exchanges between the drives and the controller, on a time shared basis. The Multiplex cards are shown in Figures 2-6 and 2-7. For connector data refer to Tables 4-19 thru 4-22, under Servicing in Section 4.


2.3.3.6 Chassis

The chassis itself fits in a standard RETMA 19 inch rack or cabinet and can be mounted away and apart from the controller boards.


Mounted in a rack or cabinet, the chassis requires 7.00 inches of vertical space. In the back, the chassis contains fourteen connector sockets and a power cable. The power cable plugs into a suitable 110 Vac 60 Hz power source. Connectors designated J34 thru J41, individually connect each of up to a possible eight disk drives in the subsystem, via a DC cable. Connectors designated J31, J32 and J33, connect to the DCI board via three interface cables. The J42 designated connector connects to the first disk drive in the subsystem, via the signal cable. In the case of a multi-spindle disk subsystem, the signals of J42 are propagated from drive to drive in daisy-chain fashion.




PHASE LOCKED CSCILLATOR CARD



SIMPLEX CARD



POWER SEQUENCER CARD






Figure 2-7. Interface Assembly Logic Cards



INTERFACE LOGIC CARD

11044

The chassis is shown in Figure 2-8. For connector data, see Figure 4-8 in Section 4 Dunder Cabling and Patching.

2.3.4 AC Power Distribution Panel

A power distribution panel (PDP) for three phase AC power distribution to the disk drives in the subsystem, is shown in Figure 2-9. The PDP has a ten feet long power cable that plugs into an appropriate power outlet. The AC Power Outlet connector for power distribution to the disk drives in the Subsystem, is mounted on the face panel of the assembly. A transformer providing continuous ac power to the power sequencing logic on the PS card in the interface assembly, is located in the PDP.




Figure 2-8. Interface Assembly, Rear View

GIB INFORMATION SYSTEMS

11045




Figure 2-9. AC Power Distribution Panel (PDP)

The PDP mounts in . standard RETMA 19-inch rack or cabinet where it requires 3.5 inches of vertical rack space. Under normal circumstances, the PDP is mounted directly under the front panel of the interface assembly.

2.4 FUNCTIONAL DESCRIPTION

The following paragraphs describe the magnetic disk controller (MDC) functionally to the major logic block level. In the theory of operation the operational flow of logic in the MDC is described in the context of the MDC functioning in a magnetic disk system with at least one disk drive attached to it.

2.4.1 Functional Blocks

Figure 2-10 is a block diagram of the magnetic disk controller (MDC). The MDC basically consists of four physical and logical units:

- Programmable Device Controller (PDC).
- Disk Controller Interface (DCI)
- Interface Assembly (IOA).
- Power Distribution Panel (PDP).

A description of each major block, its sub-blocks and the functions performed, is given hereunder.




Figure 2-10. Magnetic Disk Controller Mair. Logic Blocks

2.4.2 Programmable Device Controller

The programmable device controller (PDC) is shown in Figure 2-11. As can be seen, the PDC consists of three basic blocks:

- CPU Interface.
- Control Read Only Memory (CROM).
- Microprocessor.




Figure 2-11. PDC Block Diagram, Logic Structure

2.4.2.1 CPU Interface

The CPU Interface comprises the logic necessary for communication between the MDC and the IS/1000 CPU and memory and consists of the following:

- Address/Command Decoding and Interrupt Logic.
- Microprocessor Interface and Control Logic.
- DMA Registers and Sequence Logic.

ADDRESS/COMMAND DECODING AND INTERRUPT LOGIC. The address decoding, command decoding and interrupt logic encompasses the device address patches, interrupt and ICI patches, the address compare logic, the command decode and EKO logic, and the interrupt flag, the EDF STR enable flag, the command flag, as well as the CPU I/O bus drivers and receivers.

The interrupt flag can be set and read by the microprocessor.

The EDF STR enable flag can be set, reset and read by the micro-processor.

The command flag is set when EDF STR instruction is decoded and the EDF STR flag is true. The command flag can also be set, reset and read by the microprocessor.

DMA REGISTERS AND SEQUENCE LOGIC. The DMA registers and sequence logic encompasses the DMA; liority patch, the DMA i whence logic, and the DMA data, address, and mode registers.

The DMA registers and associated data paths are shown in Figure 2-12.

The DMA sequence logic provides the timing and control signals required to read data out of, or write data into, the CPU memory.

The DMA data register holds one or two bytes of data that is to be written into, or has been read out of, the CPU memory during DMA write or read operations, respectively. The DMA data register additionally accepts the initialization buffer address that is supplied with the EDF INI command during the initialization phase.

The DMA address register holds the memory address during DMA write and read operations. The contents of the DMA address register are gated on the DIB lines whenever a RDS command is decoded; hence, under special conditions, the DMA address register can also be used as a status register.

The DMA mode register contains the data specifying the type of DMA operation to be performed, i.e., read, write left (upper) byte, write right (lower) byte, or write left and right bytes. The DMA mode register also serves as a DMA-cycle-in-progress flag which can be read by the microprocessor.

MICROPROCESSOR INTERFACE AND CONTROL LOGIC. The microprocessor interface and control logic contains the drivers and receivers required to interface with the microprocessor I/O bus. In addition the logic provides the control signals necessary to write into, or read from, the DMA registers, and the interrupt, EDF STR enable, and command flags. All of the above control signals are generated through the decoding of certain preassigned addresses on the microprocessor address bus.

2.4.2.2 Control Read Only Memory

The control read only memory (CROM) stores the microcode controlling the operations of the controller. The CROM is implemented for 4,096 words of 16 bits each.

2.4.2.3 <u>Microprocessor</u>

The eight-bit microprocessor provides the record address conversions, function sequencing and function timing, as well as all other controls of the disk controller. The block diagram of the microprocessor is shown in Figure 2-13. Following is a description of each of the logic blocks on the diagram. Refer to Table 2-1 for performance specifications.

ALU AND ACCUMULATOR. The ALU is an 8-bit function generator which implements any of the 16 ALU functions specified by an instruction. The generation of the proper ALU controls is accomplished with an ALU decode ROM (DROM). The address for this DROM is the ALU function field of the instruction word.




Figure 2-12. DMA Registers and Data Paths




Figure 2-13. Microprocessor Block Diagram

Table 2-1. Microprocessor Performance Specifications

Pesture	Specification
Cycle Time	200 ns.
GV .	8-bit'ALU, micro program controlled.
Registers	1 Accumulator. 16 File Ragisters. 16 Stack Registers.
Instructions	23 Instruction Codes. 64 ALU Commands. 4 Unassigned Op codes.
Instruction Repertoire	Arithmetic, I/O, Branch, Data Transfer, Subroutine, Interrupt.
Control Memory	16-bit ROM, up to 64K words.
Logic	Standard bipolar TTL SSI and MSI technology ICs.
Input/Output	8-bit bidirectional data bus, data-in and data-out instructions, Test I/O instructions.
Interrupt Capability	Single line asynchronous request, enable/disable control, response into dedicated location.

The 8-bit accumulator retains the result of all ALU operations. In addition, the capability for a left or right shift of one bit position is provided in the accumulator. The serial input during left and right shifting is determined by selection bits within the shift instruction word. A carry flag capability is provided as an extension of the accumulator.

MULTIPLEXERS. The AMUX multiplexer selects the data source for the A-input, while the BMUX multiplexer selects the data source for the B-input, of the ALU. In addition, the AMUX provides the input to the upper half of the program counter, while the BMUX provides inputs to the I/O data bus, the file registers and the lower half of the program counter. As such, these multiplexers each drive a bus in the two-bus architectural philosophy on which the micro-processor is based.

STACK. The Stack consists of 16 registers of 16 bits each. The Stack registers are used only for storage of the program counter contents in the implementation of subroutine transfers. A 4-bit binary up/down counter determines the selection of a particular Stack register. This stack counter is incremented during execution of the PUSH and BRANCH instructions prior to the actual storage of the program counter. When executing a RETURN in ruction (POP), the contents of the addressed Stack register is loaded into the program counter which the counter is decremented. Visibility

of the actual data in this counter is not necessary since only the relative number of increments or decrements is pertinent to its operation.

FILE. The File contains 16 general purpose registers of 8 bits each. The File registers are addressed by a 4-bit field of the instruction word. The File is used for input and output data, and as a source for branch addresses and arithmetic operations.

PROGRAM COUNTER. The program counter is a 16-bit register providing addressing capability of up to 64K words in the main ROM. The program counter determines through its contents from which location of the ROM an instruction is fetched. Each instruction either increments the program counter or causes a new value to be loaded into the program counter during branching.

INSTRUCTION REGISTER. The instruction register holds the current instruction to be executed. The instruction is entered into the instruction register from the ROM data output bus. At the beginning of each instruction, the instruction register is updated with the new instruction on the memory data lines. The instruction word in the instruction register is used for decoding and control functions necessary in the execution of each instruction.

DECODE ROM. The DROM is a fast access (50 ns) 32 word x 16 bit ROM which generates the microinstruction containing the control bits necessary for CPU operation. The 5-bit op code portion of each instruction is used for the actual address of the DROM. The contents of the DROM thus define the operation of each instruction. The microprogram control approach allows flexibility in the instruction set selection and simplifies the microprocessor logic.

ROM. The main ROM is a semiconductor memory of up to 64K words x 16 bits. The control program residing in the ROM directs the microprocessor in the performance of its assigned tasks. The access time of the ROM must be less than 150 ns, measured from address-valid time to the memory-data-valid time at the instruction register.

CONTROL LOGIC. This logic provides the timing for all instructions, conditional testing control, and additional miscellaneous control. Logic for the implementation of the interrupt function provides the enable mask, the mask control, and control signals to the instruction register and the program counter.

I/O INTERFACE. The I/O interface provides the drivers and receivers for the bidirectional data bus. The eight device address lines (DAKK) specified in all I/O instructions, are provided at the interface in addition to the following four I/O ontrol signals:

- Bus Ready.
- Data Strobe.
- Data Directional Line.
- Clock.

2.4.3 Device Interface Control

The Device Interface Control, consisting of the Disk Controller Interface (DCI) and the Interface Assembly (IOA), is shown in Figure 2-10. A more detailed block diagram is shown in Figure 2-14. The Device Interface Control physically consists of two entities, the DCI board and the IOA chassis. Functionally, the Device Interface Control comprises control logic for the input/output data to and from the processor, control logic for the input/output data from and to the disk drive(s), and the control logic controlling the AC power distribution to the drives by sequencing the powering up and powering down of the drive s in a multiple disk drive subsystem.

2.4.3.1 Processor I/O Control Logic

The processor input/output data control function provides an avenue and the controls for the proper flow of communications in the form of commands, data, interrupts and status information, between the control-lar and the processor. It contains the necessary receivers, transmitters and control logic to interface the controller with the IS/1000 I/O bus lines. The processor input/output data control function comprises the following logic blocks.

DEVICE ADDRESS DECODE. The device address decode logic decodes the six I/O address lines into one device address. The device address is semi-permanently coded by means of patchboards.

EKO. The EKO logic generates and transmits the EKO Signal to the processor in response to a valid command, to signify that the controller is not busy.

I/O BUFFER. The I/O buffer stores 16 bits of I/O information.

INTERRUPT LOGIC. The interrupt logic determines the necessity of an interrupt, develops the interrupt and sends the interrupt to the processor.

DMA CONTROL. The DMA logic provides the timing and control for data transfers using the DMA feature.

2.4.3.2 Drive I/O Control Logic

The drive input/output data control function provides buffer logic between the drive interface and either the PDC or the processor interface control. The drive input/output data control function comprises the following logic blocks.

DATA BUFFER. The data buffer relieves the CPU and DMA functions from the stringent timing requirements of the data transfers.

CONTROL MEMORY. The control memory has a 16-byte storage capacity. The control memory is used to transmit Seek information to the selected drive and to compare track header data in order to locate the correct sector before a read or write operation is allowed to commence.




Figure 2-14. Device Interface Control Block Diagram

SHIFT REGISTER. The Data Shift Register is an 8-bit shift register used for the sarializing and descrializing of write/read data, transferred between the selected disk drive and the data buffer.

CYCLIC REDUNDANCY CHECK LOGIC. The cyclic redundancy check logic comprises a 16-bit shift register which is used to generate cyclic redundancy check characters which then are used to check for data errors on comparison of congruent data. During a write operation, coding of the cyclic redundancy check character (CRCC) is derived from the data itself, after which the CRCC is appended to the particular record. During a subsequent read operation of that record, the CRCC is again generated, and the two CRC-characters are compared. The comparison of the two CRC-characters generated by the same data, enables detection of all errors involving an odd number of bits and all burst errors r to sixteen bits in length.

DRIVE STATUS AND CONTROL INTERFACE. This interface provides a communication path between the PDC and device interface for commands and status.

2.4.3.3 AC Power Sequencing Control

AC power to the drives in the disk system is provided by the power distribution panel (PDP). The supply of AC power to the drives, however, it sequenced during the power up and power down stages. The power sequencing is a combined function of the controller and the disk drive(s), and is controlled in the controller, by the power sequencing logic on the power sequencer card.

POWER UP SEQUENCE. During the power up sequence, the controller power sequence logic activates the Controlled Ground line to the drives when all voltages are in tolerance and have stabilized. This enables the drives to power up.

POWER DOWN SEQUENCE. During the power down sequence, the controller power sequence logic deactivates the Controlled Ground line to the drives. This forces the drives to power down.

After all drives have retracted their read/write heads, the AC power sequence logic will remove ground from the Heads Extended line. This signals to the controller that dc power can be removed without danger of damaging the drive or disk pack.

2.4.4 Software

The Disk Controller attaches to the IS/1000 I/O bus interface and provides control of the disk drives of the disk subsystem, (Figure 2-15). The controller services the disk drives on a time-shared basis. The controller interprets instructions received from the processor over the I/O bus, issues commands to the disk drives, assembles and disassembles data words for transfers between the drives and the processor, and sends status information to the processor.




Figure 2-15. IS/1000 Magnetic Disk System

All data transfers use the DMA. The major status word is available to the CPU through the use of the RDS instruction. One external interrupt is used. Any data line can be patched for ICI operation. All interrupts are reset through the use of RDS, which, optionally, can be made to clear the status conditions that activated the reset. The controller can transfer data blocks from 1 to 65,535 words.

The following paragraphs describe the instruction concept governing the hardware and the addressing and interrupt schemes. This is preceded by a description of the data organization scheme according to which data is formatted on the disk pack.

2.4.4.1 Data Organization

The same track format is used for both, the model 114 and model 215 disk drives. Data is recorded in each track according to a fixed record length, IBM compatible format. Therefore, a disk pack recorded by an IS/1000 computer system can be read by an IBM system, and conversely, a disk pack recorded by an IBM system can be read by an IS/1000 system. However, because of the double track density recording mode of the model 215 disk drive, this IBM compatibility is limited to disk packs used in model 114 disk drives only.

The track format, as shown in Figure 2-16, consists of gixteen data records of 346 bytes each, as follows:

- Home Address.
- Track Descriptor Header.
- Track Descriptor Data Field.
- Data Record Headers.
- Data Record Data Fields.
- e Gaps.

Home Address. The Home Address (HA), see figure 2-16 and 2-17a, consists of seven bytes which define the track condition and the physical location of the track within the disk pack. There is one HA area per track. This area is created by a Format command and after the gap 1 that follows the index marker, is the first area written on a track. Contained within the HA area are five information bytes and two cyclic check bytes. Following is a description of the information contained in each byte.

BYTE 0 - FLAG BYTE. The eight bits comprising this byte, have the following function designations.

Bit 0: no function, always ZERO.

Bit 1: no function, always ZERO.

Bit 2: no function, always ZER.

Bit 3: no function, always ZERO.

Bit 4: no function, always ZERO.




Figure 2-16. Track Format




Figure 2-17. Track Format, Unit Detail

GE INFARLATION SYSTEMS

- Bit 5: no function, always ZERO.
- Bit 6: track function indicator
 - 0 = good track
 - 1 = defective track.
- Bit 7: track usage indicator
 - 0 = primary track
 - l = alternate track.

Bits 6 and 7 may be used for other purposes if IBM format compatibility is not required.

- BYTE 1 CYLINDER ADDRESS BYTE 1. In model 114 applications this byte consists of all ZEROs. In model 215 applications, the LSB-bit may be 1.
- BYTE 2 CYLINDER ADDRESS BYTE 2. This byte is coded to specify the cylinder address.
- BYTE 3 HEAD ADDRESS BYTE 1. This byte contains all ZEROs.
- BYTE 4 HEAD ADDRESS BYTE 2. This byte is coded to specify the head address.
- BYTE 5 CYCLIC REDUNDANCY CHECK BYTE 1. This byte is together with byte 6, generated by hardware during the write HA phase of the Format command.
- BYTE 6 CYCLIC REDUNDANCY CHFCK BYTE 2. This byte is together with byte 5, generated by hardware during the Write HA phase of the Format command.

Track Descriptor Header. The first record following the HA is the Track Descriptor Header record (see Figures 2-16 and 2-17). The Track Descriptor Header record consist of eleven bytes and is provided to enable an entire track of data to be moved to an alternate track should a portion of the recording surface become defective. The first nine bytes are information bytes, the last two bytes are cyclic check bytes. The process of switching data from a primary track to an alternate track is called flagging. Following is a description of the information contained in each byte.

- BYTE 0 FLAG BYTE. The eight bits comprising this byte, have the following function designations.
 - Bit 0: no function, always ZERO.
 - Bit 1: no function, always ZERO.
 - Bit 2: no function, always ZERO.
 - Bit 4: no function, always ZERO.
 - Bit 5: no function, always ZERO.

- Bit 6: track function indicator
 - 0 = good track
 - 1 = defective track.
- Bit 7: track usage indicator
 - 0 = primary track
 - l = alternate track.
- Bits 6 and 7 may be used for other purposes if IBM format compatibility is not required.
- BYTE 1 CYLINDER ADDRESS BYTE 1. In model 114 applications this byte consists of all ZEROs. In model 215 applications, the LSB-bit may be 1.
- BYTE 2 CYLINDER ADDRESS BYTE 2. This byte is coded to specify the cylinder address.
- BYTE 3 HEAD ADDRESS BYTE 1. This byte contains all ZEROs.
- BYTE 4 HEAD ADDRESS BYTE 2. This byte is coded to specify the head address.
- SYTE 5 RECORD DESIGNATOR. This byte is coded to the record number. For the Track Descriptor record, this number is always ZERO.
- BYTE 6 KEY LENGTH DESIGNATOR. This byte defines the number of bytes in the key area in the IBM format. Since the GTE/IS format does not utilize key areas, this byte is all ZEROs.
- BYTE 7 DATA LENGTH INDICATOR 1. This byte together with byte 8, specifies the number of bytes in the data field of the record, excluding the Cyclic Redundancy Check bytes. For the Track Descriptor record, this number is always eight.
- BYTE 8 DATA LENGTH INDICATOR 2. This byte together with byte 7, specifies the number of bytes in the data field of the record, excluding the Cyclic Redundancy Check bytes. For the Track Descriptor record, this number is always eight.
- BYTE 9 CYCLIC REDUNDANCY CHECK BYTE 1. This byte, together with byte 10, constitutes the Cyclic Redundancy Check word. It is generated by hardware during the writing of the Track Descriptor Header phase of the Format command, and is then appended to the header.
- BYTE 10 CYCLIC REDUNDANCY CHECK BYTE 2. This byte, together with byte 9, constitutes the Cyclic Redundancy Check word. It is generated by hardware during the writing of the Track Descriptor Header phase of the Format command, and is then appended to the header.

Track Descriptor Data Field. The data field of the Track Descriptor record consists always of eight data bytes and two cyclic check bytes (see Figures 2-16 and 2-17c). The contents of this record are written by a FORMAT command. The eight data bytes constitute the four words which the controller requests from the processor. The data field contents may be used for any purpose except in IBM System 360 OS applications. In this case the data area must contain the identifier of the last record on the track and the number of bytes still available for writing on the track.

BYTES 0 THRU 7 - DATA FIELD BYTES. Bytes 0 through 7 are eight data bytes that constitute the four words requested from the processor by the controller on a Format command.

BYTE 8 AND 9 - ERROR DETECTION BYTES. Bytes 8 and 9 form the Cyclic Redundancy Check word. They are generated by hardware, then appended to the data area.

Data Record Header. The Data Record Header (Figure 2-16 and 2-17b) precedes each data record and has the same format as the Track Descriptor Header. The record area contains the number of the record and can be from 1 thru 16. The Key Length byte is always zero since the IS/1000 format does not use keys. The Data Length byte contains the number of bytes in the data area, which can be from 1 thru 346.

Data Record Data Field. The Data Record Data Field (Figures 2-16 and 2-17c) consists of 346 bytes of 173 words. The two cyclic character check bytes are generated by hardware during the writing of the data field and append to the record.

Gaps. Gaps are used to separate records and inter-record areas on the track, (see Figure 2-16). All gaps consist of a Lead Area, a VFO Area, an Address Mark and a Sync Byte. The Lead Area in gaps 2 and 3 is preceded by a socalled Lead Byte.

LEAD AREA. The Lead Area consists of bytes containing all ONEs. The main purpose of the Lead Area is to allow for spindle speed variations and for stabilization of the read and write logic during activation and deactivation of the read/write heads.

VFO AREA. The VFO Area always consists of five bytes. Four bytes contain all ZEROs, one contains all ONEs. The main purpose of the VFO Area is to enable synchronizing the VFO circuit.

ADDRESS MARK. The Address Mark consists of two bytes of all ONEs in which the clock pulses are missing for the first five bits of each byte. The Address Mark area therefore, is unique since it is the only area on the track where clock pulses are missing. The Address Mark serves as a pseudo sector mark and indicates that either a home address, a header or a data area is to follow.

LEAD BYTE. A Lead Byte is found in gaps 2 and 3 preceding the Lead Area. The Lead Byte is composed of the hexadecimal character SCC, and is written after the Cyclic Redundancy Check bytes in the preceding header.

SYNC BYTE. The Sync Byte consists of four EER., and a ONE, followed by a three-bit code that describes what the area following is. The Sync Byte is used to orient the controller on byte boundaries for subsequent read operations.

2.4.4.2 Instruction Scheme

The instruction scheme employed in the magnetic disk controller, is based on the use of a packet. A packet is a set of five words stored in the IS/1000 processor memory. This 5-word packet determines the instruction to be executed and defines all criteria and parameters required for a successful execution of the instruction. In this instruction scheme, a disk system operation is initiated by the processor issuing an EDF STR instruction to the controller and placing the address of the memory location containing the first word of the packet, into the A register. Using DMA the controller then fetches the five operations from the CPU memory, goes busy, selects the specified drive, executes the indicated instruction, transfers data, sets status as needed, and finally activates the required interrupts during the termination sequence.

<u>Packet Description</u>. A packet consists of five consecutive words that specify the drive to be selected, the operation to be executed, the data to be operated upon, and define all criteria and parameters needed by the controller to control and successfully execute whatever operation is desired. Table 2-2 lists the five operation control words and their respective functions.

Table 2-2. Pa	CKC	/ L .	3 t I u	Cit	110											
						P	ACK	et								
BITS	0	1	2	3	4	5	5	7	8	9	10	11	12	13	14	15
Operation Control Word								F	UNC	TIO	N					
1	0	P.	COD	E	INT	DR	. A	DR.	TR	FL	SF	LB	SA	ST	LOC	D.S.
2	s	tar	tin	g I	oca	tio	n o	f n	ext.	CO	ntro	ol wo	rd,	if]	ink	ed
3	s	tar	tin	g I	oca.	tio	n o	£ d	isc	se	cto	c add	lress	3		
4	H	lumb	ær	of	wot	ds/	sec	tor	s t	o b	e or	erat	ed c	ານ		
5	M	lemo	ory	loc	ati	on.	ađđ	res	8 0	f f	irst	t dat	a w	ord		

Table 2-2 Packet Structure

COMPROL WORD I. The first operation control word specifies and defines the following (see also Table 2-3).

- Operation to be executed the operation to be executed is determined by the CF CCDE, which is coded into the first four bits (bits 0, 1, 2 and 3) of the control word. Bit 0 indicates whether operations, are to be linked. If command chaining is desired, bit 0 is CHE and control word 2 apecifies the address of the next packet. The eight combinations of bits 1, 2 and 3, specify the type of operation to be performed.
- a Interrupt to be set on termination of operation whether or not the terminate interrupt is to be activated is determined by the INTERRUPT bit, bit 4 of the control word.
- a Drive to be selected the drive to be selected for the execution of the command specified by the OP CODE, is specified by the DRIVE ADDRESS which is coded into bits 5, 6 and 7 of the control word.
- Track status indication to indicate whether the selected track is a primary or alternate track, good or defective, is indicated by the TRACK FLAG bits, bits 8 and 9 of the control word.
- Sector format indication that the tracks are divided into sixteen sectors of 173 words each.
- Link Buffer designation to designate a linked or not-linker buffer operation with the op code either 0000 or 0001, the Link Buffer bit, bit 11 is used.
- Sector Address indication that each sector has a continuous binary address.
- Starting location of disk sector address the starting location of the disk sector address is coded into bits 13, 14 and 15. Coding to standard format is as follows:
 - 000 = control word 3 contains the entire sector address.
 - 100 = contents of control word 3 plus 65,536 is the entire sector address. This, however, should only be used for CDS 215, i.e., for 200 TPI (tracks per inch) disk drives.

COMTROL WORD 2. The second operation control word specifies the starting location of the next packet if the link indicator bit in the op code, bit 0 of the first control word, is ONE, indicating linked operations.

Table 2-3. Operation Control Word One (Sheet 1 of 2)

Bit No.	Binary Coding	Punction	Definition
0	0	Operational Code	Non-linked operation
0	1		Linked operation
123	000		Read
1 2 3	001		Write
1 2 3	010		Read Status
123	011		Seek
123	100		Format Track
1 2 3	101		Read Track Descriptor
1 2 3	110		Verify
1 2 3	111		Restore
4	0	Interrupt	Terminate Interrupt
4	1		No Terminate Interrupt
5 6 7	000	Drive Address	Disk Drive Number O
5 6 7	001		Disk Drive Number 1
5 6 7	010		Disk Drive Number 2
5 6 7	011		Disk Drive Number 3
5 6 7	100		Disk Drive Number 4
5 6 7	101		Disk Drive Number 5
5 6 7	110		Disk Drive Number 6
5 6 7	111		Disk Drive Number 7
8 9	00	Track Flag	Good Primary Track
8 9	01		Good Alternate Track
8 9	10		Defective Primary Track
8 9	11 .		Defective Alternate Track

Table 2-3. Operation Control Word One (Sheet 2 of 2)

Bit Bo.	Binary Coding	Punction	Definition
10	0	Sector Format	173 words per sector, 16 sectors per track.
10	1		Invalid command
11	0	Link Buffer	Not a linked operation, nor a linked buffer operation.
11	1		Linked buffer operation, OP. CODE is 1000 (Read) or 1001 (Write).
12	0	Sector Address	continuous binary sector address.
12	1		Invalid command
13 14 15	000	Sector, Format and Address	Word 3 is the complete sector address.
13 14 15	100	Format and ≯ddress	Word 3 plus 65,536 is the total sector address (only used for 200 tracks per inch drives).

CONTROL WORD 3. The third operation control word specifies the starting location of the sector address. This may be done in a standard format or an optional format.

In standard format the sector address is given in the form of a continuous binary address. In this format, bit 15 is the LSB and bit 0 the MSB for model 114 application. For model 215 application, bit 13 of the first control word is the MSB.

In optional format the sector address is expressed in cylinder, head and sector segments. Bits 13, 14 and 15 of the first control word together with bits 0 through five of the third control word specify the cylinder address number, with bit 5 being the LSB. Bits 6 through 10 of the third control word specify the head address number, with bit 10 being the LSB. Bits 11 through 15 of the third control word specify the sector number with bit 15 being the LSB.

CONTROL WORD 4. The fourth operation control word specifies for all operations, except Verify, the number of words to be operated on. For the Verify operation, the fourth control word specifies the number of sectors to be operated on.

CONTROL WORD 5. The fifth operation control word specifies the memory location address of the first data word to be read or written.

Basic Instructions. The four basic I/O instructions initiating all magnetic disk operations, are:

- EDF STR Start DWA.
- e EDF RST Reset.
- ICI Interrogate Common Interrupt.
- RDS Read Devise Status and Reset Interrupt.

EDF STR. The EDF STR instruction has the following format.

- (A indicaces Device Address)
- (R indicates Reject Address)


	<u> </u>				-		W	or	~ <u>_</u>	1									شدايس	-				hJ	rd	2						
					k £	e.	LG	o £	ie:	ld		De As	ev:	Loc) 35						Re	e je	3C1	: 1	lde	ire	285	3				
Bit	0	1	2	3	4	5	6	7	8	9	10	1	1 2	1 3	14	1 5	0	1	2	3	4	5	6	7	8	9	10	1	1 2	1	14	15
	0	0	1	0	0	0	0	0	1	0	A	A	A	A	A	A	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

The EDF STR instruction causes the controller to cycle-steal the packet of five operation control words from the IS/1000 memory via DMA. The A register contains the memory location address of the first word. The reject address is the location to which a simulated BSP is performed when the instruction is rejected.

If the controller is busy, it will reject the RDF STR instruction.

If the selected drive is busy, the controller will delay execution of the EDF instruction until the drive completes its operation.

The operational flow of the executive of the EDF STR instruction, is depicted in the following flow chart.




EDF RST. The EDF RST instruction has the following format:
(A indicates Device Address) - (R indicates Reject Address)

							W	ore	3]	1													V	ioi	rd	2						
· 					k £	ie:	ld	o £	le:	lđ		De Ac		ice							Re	ij	ec1	E 1	Add	ire	988					
Bit	0	1	2	3	4	5	6	7	8	9	1 0	1	1 2	1 3	1 4	1 5	0	1	2	3	4	5	6	7	8	9	1	1	1 2	1 3	14	1 5
	0	0	1	0	0	0	0	0	1	0	A	A	A	A	A	A	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

The EDF RST instruction resets the controller logic.

The operational flow of the EDF RST instruction execution is depicted in the following flow chart.



ICI. The ICI instruction has the following format


(A indicates high order address bits)

	Γ						W	rc	1 1	L													1	103	:d	2						
					k- f:	ie:		o- f:		ld		De Ac		Lc:							Re	ije	ec1	: 1	ldd	ire	388	3				
Bit	0	1	2	3	4	5	6	7	3	9	10	1	1 2	1	1 4	1 5	0	1	2	3	4	5	6	7	8	9	0	1	1 2	3	14	1 5
	0	0	1	0	1	0	0	0	0	0	A	A	A	A	A	A	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

TO31S5-2UYQ-12

The ICI instruction causes a plugboard selected input line to the processor to go time. When any or all interrupts are connected as common interrupts, the ICI instruction is used to determine the identification of the particular device and the interrupt pending service. The common interrupt word, selected by the patchboard in the controller, is loaded into the A register.

The operational flow of the ICI instruction execution is depicted in the following flow chart.



RDS. The RDS instruction has the following format.


(A indicates Device Address)

(R indicates Reject Address)

							W)E(1 :	1										···			١	ło:	rd	2		-	indiament.	(MANAGE OF STATE OF S		lanung pun
					k £:	Le:	ld	o £	le:	lđ		Di As	ev.	ic re) 18					-	Re) te	ec (E .	Adı	ir	35(3	es es	Spanning.		
Bit	0	1	2	3	4	5	6	7	8	9	0	1	1 2	1 3	14	15	0	1	2	3	4	5	6	7	8	9	10	1	1 2	1	14	1 5
1	0	0	1	0	0	1	1	0	0	0	A	A	A	A	A	A	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

The RDS instruction loads the controller major status word into the A register of the IS/1000 processor. At the same time the instruction resets the interrupt flip-flop. The instruction is rejected if the interrupt is reset.

The operational flow of the execution of the RDS instruction is depicted in the following flow chart.



<u>Packet Derived Commands</u>. The following set of commands is derived from the op code of the first word of the packet. (Refer to Packet Description for exact coding information for each command.)

- e Read Data.
- e Write Data
- · Read Status.
- Seek Cylinder/Track.
- · Format Track.
- Read Track Descriptor.
- · Verify Data.
- · Restore Heads.
- e Link Operation.

READ. The Read command causes data to be read from the disk pack in the addressed drive by the selected head, beginning at the specified record and cylinder, after which the data is transmitted to the IS/1000 memory. At the receipt of the read command the controller translates the continuous binary address into the desired cylinder, head and record addresses, performs a seek to the specified cylinder. activates the specified head, starts reading, and transmits the data read from the specified record(s) to the IS/1000 processor. During reading, the track header bytes of each record being read must agree with those in the controller registers, before the data can be accepted by the I/O buffer. A DMA request is generated and the data word is stored in the IS/1000 memory under DMA control. The controller compares the cyclic redundancy check word being read from the disk against the cyclic redundancy check word generated from the home address, header and data area just read. If the comparison shows data congruency and the number of words to be transferred is zero, the controller terminates. When either, the Terminate or the Gated Attention condition is set, an interrupt is generated if enabled under program control.

If the number of words to be transferred is not equal to zero, then the word-transfer counter is decremented by one for each word transfer until 173 data words have been transferred. The record address is then incremented, and as soon as record coincidence occurs, the operation is repeated from that point. If, after the last record on the track has been read, the word count is not zero, the head address is incremented and the read operation continues. When the last record of the last track in a given cylinder, has been read, the controller will:

- Set the record count to one.
- Set the head address to zero.
- Increment the cylinder address.
- Execute a seek operation.

When the disk drive completes the saek, the controller resumes the read operation. No delays are encountered during record-to-record and head-to-head transitions, but a 25 ms delay occurs during cylinder-to-cylinder transitions, due to the inherent time losses incurred through the combined factors of cylinder-to-cylinder positioning time.

WRITE. The Write command causes data to be transmitted from the IS/1000 memory to the disk drive, where it is written onto the disk pack in the addressed drive by the selected head, beginning at the specified record and cyclinder. At the receipt of the Write command the controller translates the continuous binary address into the desired cylinder, head and record addresses, performs a seek to the specified cylinder, activates the specified head, and starts reading to locate the correct sector. When the desired sector has been located the data received from the IS/1000 processor memory is written. The controller generates a cyclic redundancy check character (CRC) from the home address, header and data being written, and at the end of the record writes the CRC behind the last data bit. When the number of words to be written is reduced to zero, the controller terminates. When either, the Terminate or the Gated Attention conditions are met, an interrupt is generated.

If the number of words to be written is not equal to zero, the word-transfer counter is decremented by one for each word transfer until 173 data words have been transferred. The record address is then incremented and as soon as record coincidence occurs, the operation is repeated from that point. If, after the last record has been written onto the track, the word count is not zero, the head address is incremented and the write operation continues. When data has been written into the last record of the last track in a given cylinder, the controller will:

- Set the record count to one.
- Set the head address to zero.
- Increment the cylinder address.
- Execute a seek operation.

When the disk drive completes the seek, the controller resumes the write operation. No delays are encountered during record-to-record and head-to-head transitions, but a 25 ms delay occurs during cylinder-to-cylinder transitions, due to the inherent time losses incurred through the combined factors of radial head displacement and disk rotation.

READ STATUS. The Read Status command transmits the controller status to the IS/1000 memory in the form of seven status words, as follows:

- Status Word 1 Major Status.
- Status Word 2 Minor Status.
- Status Word 3 Number of words or sectors that have not been transferred.

- Status Word 4 DWA address of last word transferred at termination of operation before 'ead Status.
- Status Word 5 Link address of the last packet control word of the previous operation.
- Status Word 6 Rits 7 through 15: cylinder address.
- Status Word 7 Bits 3 through 7: head address. Bits 11 through 15: sector address.

An interpretation of the sixteen bits of the major status word is given in Table 2-4. An interpretation of the sixteen bits of the minor status word is given in Table 2-5.

SEEK. Through the Seek command the controller directs the drive to position the heads at the cylinder specified by the record address in the operation control word. The controller normally goes busy long enough to fetch the operation control words from memory and then issues the Seek command to the selected drive, after which the controller initiates a termination sequence. If the drive is busy, the controller delays issuance of the Seek command until the drive becomes ready.

Simultaneous Seek Operations - The controller provides the facility for performing multiple seek operations simultaneously. The controller is busy for less than one ms curing a Seek command, while the selected drive may be busy for up to 135 ms during execution of the Seek command. Therefore, after a Seek command has been issued to one drive, another drive can be selected and caused to seek. This process can be continued until all drives are seeking. The first drive to become ready then sets the Gated Attention common interrupt.

FORMAT TRACK. The Format Track command is used to prepare a track of the disk pack to enable standardized data operations within a GTE/IS, or compatible, magnetic disk system, by directing the drive to write the track format on the specified track. For a description of the track format, see under Data Organization in this section.

The Format Track OP CODE is terminated with a Controller Alert, or Invalid Command, when the Format Protect switch on the drive interface card cage is in the PROTECT position. (The Format Protect switch can be accessed by opening the cabinet door).

During the Format Track command, the controller converts the specified binary record address co the appropriate cylinder and head addresses, performs a seek operation to the desired cylinder, activates the correct head, then writes the track format with data sent from the IS/1000 memory, as follows:

- Sync byte and bytes 0 through 4 of the Home Address (Figure 2-17, a).
- Sync byte and bytes 0 through 8 of the Track Descriptor Record Header (Figure 2-17, b).
- Sync byte and bytes 0 through 7 of the Track Descriptor
 Data Area (Figure 2-17, c).

Bit	Status	Description
0	Controller Alert	An abnormal condition occurred during the execution of the last command. This bit is the inclusive OR output of Minor Status bits 0, 1, 2, 3, 4, 5 and 10.
1	Controller Busy	The controller is busy executing a command and cannot accept another.
2	Format Protect	All format commands are rejected because the Format Protect switch is in the Protect position.
3	Selected Drive Busy	The selected drive is busy executing a seek or a restore/recalibrate operation.
4	Drive 7 Attention	Bits 4 through 11 specify that the specified
5	Drive 6 Attention	disk has an attention condition. An attention condition results from either of the following:
6	Drive 5 Attention	
7	Drive 4 Attention	a. The drive has completed a Seek operation.
8	Drive 3 Attention	b. The drive has failed to complete a Seek peration (Seek Incomplete).
9	Drive 2 Attention	c. The drive has completed a Restore
10	Drive l Attention	operation.
11	Drive 0 Attention	 d. The drive has been powered up and is ready.
		Attention conditions a, c and d can be reset by any drive command. Attention condition 6 (Seek Incomplete) can only be reset by a Restore Command.
12	Selected Drive Alert	An abnormal condition exists in the selected disk drive. This bit is the inclusive OR output of Mimor Status bits 12, 13, 14 and 15.
13	Double Track	This bit indicates that the disk system is configured for processing disk packs of 406 cylinders.
14	Gated Attention	An attention condition exists in one or more of the disk drives. This bit is set when one or more of the disk drive's attention become active. This bit is reset when the Major Status is interrogated by an RDS Command.
15	Terminate	The controller has completed an operation. This bit is set when the controller goes Not Busy. This bit is reset when the Major Status is interrogated by an RDS command.

Table 2-5. Minor Status Word (Sheet 1 of 2)

Bit	Status	Description
•	Data Error	This bit indicates that the regenerated Cyclic Redundancy Check byte does not compare with those read from the disk pack. Multiple record read operations are terminated upon detection of the error. When bit 11, Header Verify Error, is also set, this bit indicates that the Cyclic Redundancy Check was on the header. *) See note for reset information.
1	Invalid Address	The instruction contained a non-existent track address. *) See note for reset information.
2	Rate Error	Indicates that the processor either did not provide a data word in time to maintain continuity during a write operation, or did not accept a data word in time to prevent overflow during a read operation. If this condition occurs during a write operation, the controller writes the remainder of the record, writes the Cyclic Redundancy Check bytes, then terminates the operation.
		If the condition occurs during a read operation, the controller continues to read the remainder of the record, checks the Cyclic Redundancy Check bytes, then terminates the operation. *) See note for reset information.
3	Flag Verify Error	During the execution of a read or write operation the Track Flag bits read do not match those in the Flag Register. The operation is terminated. *) See note for reset information.
4	Header Verify Error	This bit indicates that during the execution of a read or write command a valid header for the specified record could not be found within two revolutions of the disk, or that the header had a cyclic check error. The operation is terminated upon detection of the error. Reasons for this condition could be a dirty or damaged disk surface or a positioning failure of the read/write heads. *) See note for reset information.
5	End of Pack	During multiple record read or write operations, an attempt has been made to read or write beyond the last cylinder of the disk pack. *) See note for reset information.

Bit	Status	Description
6 7	Last Flag Bit Last Flag Bit	The last track flag bits read from a track header during a read or write operation. If the Flag Verify Error bit is set (Bit 3), then these bits may be examined to see how the track is actually flagged.
8	Write Current Sense	The selected disk drive is drawing write current.
9	Selected Pack Change	A disk pack change or drive address change has occurred in the selected drive.
10	Invalid Command	In a linked buffer operation when:
		a. A read command is followed by a write command.
		b. A write command is followed by a read command
		c. A format command is issued while the Format Protect switch is up.
		d. When non-implemented options are called for.
		e. No restore status follows a seek in complete condition.
		f. No read status follows a seek incomplete condition.
		The Invalid Command Status bit sets the Controller Alert status.
		*) See note for reset information.
11	None	Unused.
12	Drive Selection Error	Either the specified drive is not selected or more than one drive is selected.
13	Selected Seek Incomplete	The selected drive has a Seek Incomplete condition. This condition can be cleared either by a Restore command or by consecutively powering the drive up then down manually.
14	Selected Drive Unsafe	The selected disk drive is unsafe and will not perform any operation. This condition requires operator or maintenance intervention.
15	Select Drive Off Line	The selected disk drive has its Enable/Disable switch in the Disable position.
*) Not	e: This indicator bit is Read, Read Track Descr	reset by the following commands: Format Track, iptor, Restore, Seek, Verify and Write.

- Sync byte and bytes 0 through 8 of each Data Record Header (Figure 2-17, b).
- The data areas of all data records are written with an all-ZEROES pattern.

To format the track, the controller requires 93 words from the IS/1000 memory. The first three words specify the Sync byte and the Home Address bytes 0 through 4.

The next five words specify the Sync byte and the Track Descriptor Record Header bytes 0 through 8.

The next five words contain the Ring Sync byte and the Track Descriptor Data Area bytes 0 through 7.

Sixteen sets of five words each specify the Ring Sync bytes and the Data Record Header bytes 0 through 8 for each of the sixteen records on the track.

If the track is to be formatted for IBM compatibility, the core image illustrated in Figure 2-18 is required, and the following parameters must be adhered to:

- If the track is to be formatted as defective, the Track Descriptor Header must contain the cylinder and head number of the alternale track.
- If the track is to be formatted as an alternate track, the Track Descriptor header must contain the cylinder and head number of the defective track which it replaces.
- The flag bits must have the following connotation:

bit 6 (left bit) - 0 = good track.

1 = defective track.

bit 7 (right bit) - 0 = primary track.

1 = alternate track.

If no IBM compatibility is required, anything may be written in the Track Descriptor Header and Data Area, except for the first byte, which must be written as indicated.

Use of Flag Bits - The track flag bits are used by IBM software systems for the identification of defective and alternate tracks. However, if IBM compatibility is not required, the use and meaning of these bits may be defined by the user and utilized for other purposes, such as read or write protection of the track. Since the track flag bits are compared with the controller flag register before data transfers between the disk and the memory can take place, only tracks with matching flag bits can be accessed. If an attemption is made, the Flag Verify Error status bit is set without data transfers. To access the data, the last flag bits may be extracted from

	0	15	ADDRESS
	00001101	00000°FF	a
HOME ADDRESS	0000000	CYLINDER No.	n+l
	0000000	0 0 0 HEAD No.	n+2
	00001011	00000FF	n+3
	000000	CYLINDER No.	n+4
TRACK DESC. HEADER	0000000	0 0 0 HEAD No.	n+5
	00000000	00000000	n+6
	00000000	00001000	n+7
4	00001001	000000FF	n+8
	000000	CYLINDER No.	n+9
TRACK DESC. DATA PIELD	00000000	0 0 0 HEAD No.	n+10
	00010000	00000000	n+ll
	0000000	0 0 0 0 0 0 0	n+12
	00001110	*0000CFF	n+13
	0000000	CYLINDER No.	n+14
DATA RECORD HEADER	0000000	000 HEAD No.	n+15
	0 0 0 SECTOR No.	00000000	n+16
	00000001	01011010	n+17
	1	1	1
		į	İ
	The 5 data record	header words are acce	pted 15 more
	times with the rec	ord number being adva	nced one count

*This bit is ONE on odd numbered records, ZERO on even numbered records.

P = Plag bit.

Sector Md. = 1-16

Figure 2-18. Format Core Image for IBM Compatibility

each time.

the Minor Status word and then loaded into the controller flagregister using the Select command.

READ TRACK DESCRIPTOR. The Read Track Descriptor Command causes the five words (nine bytes) of the header, and the four data words of the specified track descriptor record to be read. The controller converts the binary record address to cylinder address, head address, and record sero, performs a seek operation, then proceeds to read. The track flag bits of the record must agree with the controller's Plag register contents before data is read. Upon completion the Termination interrupt is activated.

VERIFY. The Verify operation is intended to check sectors after a write operation. The third operation control word of the packet specifying the Verify command, specifies the number of sectors instead of number of words to be operated on. The controller converts the binary address to the desired cylinder address, head address and record number, performs a seek, then reads. The Track Flag bits of each record must agree with those in the controller Flag register. The controller compares the cyclic redundancy check word being read from the disk against the cyclic redundancy check word it generates from the home address, header and data area read.

RESTORE. The Restore command causes the selected drive to position the heads at cylinder 0. The controller remains busy until the drive has positioned the heads at cylinder 0, then terminates and sets the interrupt.

LINK OPERATION. The Link Operation command is used for command chaining. Linked operations are indicated when bit 0 of the first operation control word of a packet is ONE. Bit 11 of the same control word further defines the linked operation as to whether or not linking of similar read or write operations are indicated, where the sector address is ignored on all but the initial packet. The fifth operation control word specifies the next packet in the chain.

Linked Operations - During linked operations, when the word count is zero, the next packet of five control words is read from memory and the specific operation continues. These linked conditions continue as determined by the software, until a non-linked operation is completed at which time operations cease when the word count becomes zero. The controller continues to end of record, verifies check bytes, updates status and sets terminate interrupt. The recommended method of operation sequences is to terminate all sequences with a linked read status operation so that status has been sent when the interrupt is detected.

Command Rejection. The controller acknowledges acceptance of an instruction by sending an EKO pulse to the processor. If the command is rejected, no EKO pulse is returned. In the latter case, the processor executes a simulated BSP (branch and store contents of P register) instruction to the memory location specified by the second word of the rejected instruction. Under the following conditions a command will be rejected and no EKO acknowledgement signal issued:

- The controller is busy. When the controller is busy it will reject all commands except EDF RST.
- An EDF STR command has been given but the EDF STR enable flag is not set.
- An ICI or RDS command has been given but no interrupt flag is set.

Timing Considerations. The data word transfer rate required by the controller is approximately 156 kHz. The controller has a 40-byte buffer register and must be serviced within approximately 40 us after a DMA service request. All data transfers will be terminated when a rate error occurs. If data transfers are terminated using the EDF AST instruction, it will clear any pending DMA request and inhibit any further requests. During linked buffer operations (indicated by bit 11 of control word 1 being ONE), rate errors can occur if more than three buffers are linked within one sector.

2.4.5 Firmware

The firmware is the microcoded implementation of the logic controlling the sequencing, timing and monitoring of all disk drive functions in response to IS/1000 commands.

Physically, the firmware consists of four PROM modules of 512 x 8 bits each. This provides 1,024 x 16 bits of memory capacity required to store the micro program. The micro program itself consists of fifteen subroutines which are used on a shared basis for the implementation of the eight disk operation directing commands. For the sequences of usage of these subroutines by each of the eight commands refer to the flow diagrams in Appendix A.

2.4.5.1 <u>Subroutines</u>

RESET. Upon issuance of an EDF RST command by the IS/1000 processor, the PDC sets its program counter to zero. The program counter contents set to zero, calls in the Reset subroutine. The Reset subroutine:

- 1. Clears memory location \$30 through \$3F, setting them to zero.
- 2. Resets the device interface
- 3. Resets the CMD flag.
- 4. Sets the Start Enable flag.

IDLE. In the idle state, the controller looks for the CMD flag or for an interrupt (Gated Attention). When either is found, the controller terminates the idle subroutine loop and calls in the Start subroutine. The Idle subroutine sends an interrupt to the IS/1000 after updating the last Selected-Drive status.

START. The Start subroutine causes five control words to be read out of the processor memory and to be transferred to the PDC via the DMA. The five control words specify and define the disk operations to be performed. During the Start subroutine, the disk drive is selected and its status checked.

ADDRESS CONVERT. The Address Corvert (ADCONV) subroutine converts the continuous binary address into cylinder, head and sector addresses, which are then stored in the File register. The ADCONV subroutine also checks for invalid commands and/or invalid option callouts.

SEEK. The Seek subroutine controls the seek operation in the disk drive. The Seek subroutine furnishes Seek-start, cylinder and head information. The Seek subroutine also checks for invalid addresses.

READ, WRITE, VERIFY. The Read/Write/Verify (RMV) subroutine searches for the selected data record header for read, write or verify commands. The RMV subroutine is called in after a head count or sector count increment.

If this header can not be found in two revolutions, i.e., within two index marks a header verify error is reported as minor status, a controller alert as major status and the invalid command status is set for a zero-word count

REA. The read subroutine which is a part of the read instruction, searches for the data record header for a maximum time of 358 us. If it is not found within that time a data error status is reported and the command is terminated. After the header is found the data is transferred from the FIFO to the DMA data register. If the word count is less than 173, the controller continues to read the sector and checks the CRC, but suppresses any write operation when the word count equals zero. If the word count is greater than a sector, the sector, head, or cylinder count will be incremented. The next subroutine sequence will be either RWV, Increment HD-RWV, or Seek-RWV, before returning to the Read Subroutine.

WRITE. This subroutine writes part of the gaps, starting at about half way the lead area, before writing the data. If the word count is less than a full sector, and no linked buffers are specified, the sector will be filled with ZEROS until the CRC is written. If the word count is greater than a sector, the sector count is either incremented and the RWV subroutine executed, or the head count is incremented and the RWV executed. If the last sector of the cylinder is selected, then the write data will cause the cylinder count to be incremented by interspersing a Seek subroutine, after which the Write subroutine finishes the word count. When the word count is zero the command is checked to see if it is a linked buffer operation, in which case the program branches to the NCP part of the Start subroutine.

VERIFY. The Verify subroutine uses parts of the read subroutine since they are functionally similar. The search for the data record header is shared with the read subroutine, after which data is taken from the FIFO and the CRC character is generated, but no data is stored into memory. If the sector count is more than one, and the CRC is correct, either the sector count, the head count, or the cylinder count is incremented. The Verify subroutine is repeated for the next sector.

FORMAT. The format subroutine operates on one complete track only. The subroutine writes Gap 1 immediately after the index mark, and follows it with the home address, gap 2, the track descriptor header, a other gap 2, and a track descriptor data record. The subroutine then writes a gap 2, a data record header, a gap 2, data record with all ZEROs and a gap 3, repeating this until 16 data records are formatted. The remainder of the track is filled with ONEs until the next index marker is encountered.

READ TRACK DESCRIPTOR. The Read Track Descriptor (RTD) subroutine is executed after a seek subroutine, as part of the RTD command. After detection of an index mark, the home address is read and varified. The track descriptor header, which consists of 5 words, is then read and transferred into the IS/1000 memory via DNA. The track descriptor data area is next read into the IS/1000 memory. If the header information does not compare, a minor status header verify error is reported. If a CRC error occurs, then both data error and header VFY error flags are reported as minor status.

READ STATUS. The Read status (RDSTAT) subroutine updates the gated attention part of the first major status word. The RDSTAT subroutine then updates the selected drive, assembles major and minor status, word count from previous instruction, DMA address from the previous instruction, link address from the previous instruction, last cylinder address, last head and sector information, and sends this to the IS/1000 processor via the DMA. The major and minor status are then reset.

RESTORE. The Restore subroutine activates Data Bus 6 and the control line to the selected drive with the proper timing.

TERMINATE. The Terminate (TERM) subroutine:

- 1. checks for drive interrupts (gated attention)
- 2. updates selected drive status
- 3. updates Memory Control Words
- 4. checks for Link Command
- 5. Sets Major Status into Address Register
- 6. Sets Interrupt and Terminate Status
- 7. Resets Disk Interface
- 8. Set Start Enable
- 9. Calls in the Idle subroutine.

DIASMOSTIC. The Diagnostic (DIAG) subroutine is called in upon detection of the DMA address being zero after an EDF start. This subroutine checks the FIFO, the CRC register and whether the DMA address register can be incremented. The Error status or Ending status is found in the DMA address register after the interrupt is raised.

2.4.5.2 Command Implementation

The controller executes the following six basic operations, and any combination thereof, upon command of the processor:

- Standby (idle state)
- e Select a disk drive.
- Position the heads at a specific location of the disk pack, select a head and locate the portion of the track specified by the processor.
- Write a particular record as directed by the processor.
- e Read a particular record as desired by the processor.
- e Transfer data or status information to the processor.

On the device side, the controller directs the selected disk drive to perform any of the above operations via the device interface by activating the Bus and Tag lines. Each instruction is implemented when a Tag line is active simultaneiously with a Bus line. The command coding for the three Tag lines, terms CNTRL-, STCYL- and STHED-, and the nine Bus lines, terms DBUSO- thru DBUS8-, is given in Table 2-6. Note that term DBUSO- is only used in system configurations using the model 215.

On the processor side, this is accomplished through decoding of the control words obtained from the processor memory via the DMA. The decoded function then activates the proper subroutines of the micro program. To facilitate the exchanges of data between the PDC and the DCI logic units, dedicated memory locations and special registers are provided.

On the DCI side, these are locations \$30 through \$4F. Locations \$30 through \$3F are 8-bit memory registers used for storage of **control and status words by the micro program (refer to Tables** 2-7, 2-8, and 2-9, for address and content interpretation). Refer to Table 2-10 for a description of functions \$40 through 4F.

On the processor side, these are locations \$00 through \$0F. Refer to tables 2-11 and 2-12 for address and content interpretations.

Table 2-6. Drive Command Implementation

BUS	Lines	Red - consessed	TAG Lines				
Model	Models	CMTRL-	STCYL-		8	STHED-	
114	213/215	LEST	ULTANT FUNCT	NOI?	1		
	DBUSO-	-	Cylinder 2	256			
DBUSO-	DBUS1-	Write Gate	Cylinder l	28			
DBUS1-	DBUS2-	Read Gate	Cylinder	64			
DBUS2-	DBUS3-	Seek Status	Cylinder	32			
DBUS3-	DBUS4-	Reset Head Register	Cylinder	16	Head	Address	16
DBUS4-	DBUS5-	Erase Gate	Cylinder	8	Head	Address	8
DBUS5-	DBUS6-	Select Head	Cylinder	4	Head	Aidress	4
DBUS6-	DBUS7-	Return to 000	Cylinder	2	Head	Address	2
DBUS7-	DBUS8-	Head Advance	Cylinder	1	Head	Address	1

Table 2-7. Dedicated Memory Locations \$30 - \$3F in Controller

Location	Function
\$30-\$31	CTL Word 1 Upper - CTL Word 1 Lower
\$33-\$34	LK ADR U1 - LK ADR L1
\$35-\$36	LK ADR U2 - LK ADR L2
\$37	Relative Addr. for Instruction Decode
\$38	Flag
\$39	Gated Attn
\$3A	Major Status Upper
\$3B	Major Status Lower
\$3C	Minor Status Upper
\$3D	Minor Status Lower
\$3E-\$3F	CTL Word 2 Upper - CTL Word 2 Lower
	1

Table 2-8. Input Function \$30 - \$4F

				Punction				
	\$30-3F	\$41	\$42	\$43	\$44	\$45	\$46	\$47
0	мем о	OR	ATTEN 7	WCSEN	FIFO 0	SYNC	CR00	CR08
1	MEM 1	IR	atten 6	Pathg	FIFO 1	AMDET	CR01	CR09
2	№ * 2	INDEX	atten 5	SWFMTP	FIFO 2		CR02	CR10
3	MEM 3	RATER	ATTEN 4	BUSY	FIFO 3		CR03	CR11
4	mem 4	FIF08	ATTEN 3	DSERR	FIFO 4		CR04	CR12
5	mem 5	DDRV	ATTEN 2	SKINC	FIFO 5		CR05	CR13
6	MEM 6	SIXST	ATTEN 1	UNSAF	FIFO 6	SIXST	CR06	CR14
7	MEM 7	ENDCYL	ATTEN O	ONLIN	FIFO 7		CR07	CR15
IOD Bit	\$48	\$49	\$ 4 A	\$ 4 B	\$ 4 C	\$4D	\$4E	\$4F
0								
1			,					
2	u	u	u	u	u	u	u	u
3	n d	n d	n d	n d	n d	n đ	n d	n d
4	e f i n	e f i n	e f i n	e f i n	e f i n	e f i	e f i	e f i
5	n e d	n e d	n e d	n e đ	n e d	n e d	n e d	n e d
6	•	~		"	u	u		
7					:		-	

Table 2-9. Location \$30 - \$4F Output Function \$30 - \$4F

IOD Bit				Function				
	\$30-3F	\$41	\$42	\$4 3	\$44	\$45	\$46	\$47
0	Mem o		DBUS 1		FIFO O	FIFO 0,8		ANDET
1	MEM 1		DBUS 2		FIFO 1	FIFO 1,8		entdx
2	MEM 2		DBUS 3		FIFO 2	FIFO 2,8		
3	MEM 3		DBUS 4		FIFO 3	FIFO 3,8		
4	mem 4		DBUS 5	CNTRL	FIFO 4	FIFO 4,8		RDHA
5	MEM 5	FDEVA4	DBUS 6	STHED	FIFO 5	FIFO 5,8		RDTD
6	MEM 6	FDEVA2	DBUS 7	STCYL	FIFO 6	FIFO 6,8		RDDA
7	MEM 7	FEDVAl	DBUS 8		FIFO 7	FIFO 7,8	DBUS 0	RDRH
IOD Bit	\$48	\$49	\$ 4 A	\$ 4 B	\$ 4 C	\$4D	\$4E	\$4F
0		R	R		R			S E
1		e S E	E S E		E S E			T
2		T	T		T			C R
		F I	S T		E F			С
3		F O	A T		I F			
4			Ŭ S		0			
5					F F			
6								
7	WRITE							

Table 2-10. Location \$40 - \$4F Function Description (Sheet 1 of 2)

Location	Function					
DA 40	Not used					
DA 41	Output is the selected drive binary address.					
DA 41	Input is controller status (CTLS) as follows:					
	OR - FIFO Output Ready.					
	IR - FIFO Input Ready.					
	INDEX - Index Pulse.					
	RATER - Rate Error.					
	DDRV - Single or Double Density Drive (Patch).					
	SIXST - Second Index has occurred					
	PIPO8 - PIPO Output Bit 8.					
DA 42	Output is drive bus signal.					
DA 42	Input is gated attentions from drives.					
DA 43	Output is for selecting drive tag line CNTRL, STCYL or STHED.					
DA 43	Input is drive status and is defined below.					
	WCSEN - Write Current Sensed.					
	PKCHG - Pack Change.					
	SWFMTP - Format Protect Selected.					
	BUSY - Drive Busy.					
	DSERR - Disk Select Error.					
	SKINC - Seek Incomplete.					
	UNSAF - Drive Unsafe.					
	ONLIN - Drive Not Online.					
* DA 44	Input reads FIFO output bits zero thru seven.					

^{*} DA 44 and DA 45 outputs are used for loading FIFO bits zero thru seven and in addition DA 45 causes bit 8 to be loaded with a ONE which is used to cause an address mark to be written on the disk pack.

Table 2-10. Location \$40 - \$4F Function Description (Sheet 2 of 2)

Location	Punction
* DA 45	Inputs are assigned as follows:
	SYNC - used for VFO Phase SYNC.
	AMDET - True when looking for address mark.
	SIXST - 2 index, the second index has occurred.
DA 46	Output at B7 is double density drive MSB signal bus line.
DA 46	Input is the upper CRC register.
DA 47	Output consists of the following disk interface controls:
	AMDET - Enable address mark detect.
	ENIDX - Enable index.
	RDDA - Read data.
	RDHA - Read home address.
	RDRH - Read data record header.
	RDTD - Read track descriptor.
DA 47	Input is the lower CRC register.
DA 48	Output at B7 = "1" is the control write mode. B7 = "0" is read mode.
DA 49	Output resets the FIFO.
DA 4A	Output resets status.
DA 4B	Not used
DA 4C	Output resets enable FIFO F/F.
DA 4D	Not used
DA 4E	Not used
DA 4P	Output sets CRC register.

^{*} DA 44 and DA 45 outputs are used for loading FIFO bits zero thru seven and in addition DA 45 causes bit 8 to be loaded with a ONE which is used to cause an address mark to be written on the disk pack.

Table 2-11. Dedicated Memory Locations \$00 - \$0F in Controller

Location	Punction	Location	Function
Po		76	
21	Word 1	P9	
P2	Plag	P10	
P3	Cyl. Adr. Upper	P11	
P4	Cyl. Adr. Lower	F12	Word Cnt.,- Sector
P 5	Head Addr.	P13	
P6	Sector Adr.	F14	Word Cnt.
P7		P 15	Word Cnt. Word 4

Table 2-12. Input/Output Function \$00 - \$0F

Location	Output Function	Input Punction
00	Load ARu	Read ARu DMA
01	Load AR1 & Reset ARu	Read AR1 MAJ
02	Load DRu	Read DRu
03	Load DR1	Read DR1
04	Incr. AR	
05	Load "CMD FLG" @ IODO	
06	Load "STRENB" @ IOD1	
07	Set IS/1000 Interrupt	Read Status Register
09	DMA Start, Write Upper Byte	
OA	DMA Start, Write Lower Byte	
OB	DMA Start, Write Both Bytes	
OIP	DMA Start, Read	

2.4.6 Interfaces

The following paragraphs describe the subsystem interface that interconnects the controller in the magnetic disk subsystem, to the disk drives under its control. The system interface is only described where it is essential to the overall understanding of the controller's functions, i.e., primarily the signal line designations between controller and processor. For more complete and exacting information on the system interface linking the subsystem to the processor, refer to the GTE/IS publication H0011, titled IS/1000 I/O Interface Reference Manual

Both interfaces are shown in Figure 2-19. Note that the IS/1000 I/O cabling is actually internal to the chassis in which the controller is housed. The signal mnemonics of the system interface as applicable for the disk subsystem, are shown in Figure 2-20.

As can be seen from Figure 2-19, the controller-to-device(s) cabling consists of three types of cables, a Signal cable, as many DC cables as there are drives in the system, and an AC cable.

2.4.6.1 Signal Cable

The signal cable muects the disk drives serially in daisy-chain fashion to the conroller and must be terminated in the last disk drive. The maximum combined length in a disk subsystem of all Signal Cable segments, must not exceed 100 feet. The last drive in the subsystem is terminated with a terminator.

Signal mnemonics are shown in Figure 2-20, while the connector pin assignments are given in Table 4-9 in section 4. Following is a brief description of each of the signal lines.

DBUSK-. The DBUSO- through DBUS7- lines (and DBUS6- line in the model 215) are time shared bus lines that serve to identify certain functions depending upon which of three tag lines is active at the time. Only one tag line can be active at any one time. Table 2-6 lists the various functions the bus lines can identify.

CMTRI-. Term CNTRI- is a tag line that, when active, identifies the DBUSX- lines as control signals (see Table 2-6). Simultaneously activating one or more of the DBUSX- signals determines which operation(s) is or are to be performed.

STCYL-. Term STCYL- is a tag line that, when active, identifies the DBUSX- lines as the cylinder address to be accessed (see Table 2-6). Simultaneously activating one or more of the DBUSX- signals determines to which cylinder the heads are moved during the ensuing seek operation.

STHED-. Term STHED- is a tag line that, when active, identifies the DBUSX- lines as the head to be selected, i.e., the track number to be accessed (see Table 2-6). Simultaneously activating one or more of the DBUSX- signals determines which track in a certain cylinder is read from or written upon.




Figure 2-19. IS/1000 Magnetic Disk System Interface

GIB INFORMATION SYSTEMS

11065




Figure 2-20. Interface Signal Designations

May-. The May- eignal when active, indicates that the selected drive is in the process of executing a seak or restore operation.

EMPCYL-. The EMPCYL- signal when active, indicates that during a read or write operation the head address has progressed from 19 to 20, i.e., a non-existing track is being specified.

MDEXT-. The HDEXT- signal when active, indicates that the heads are extended into the disk pack. The HDEXT- line is used for menitoring purposes during power-down sequences. During a power-down sequence, the dc voltages and control signals to the drive can not be removed until the last Heads-Extended switch has opened, thus deactivating the HDEXT- line. This signifies that the heads are unloaded, i.e., out of the disk pack.

INTEX-. The INDEX- pulse indicates the beginning and subsequent ending of all the tracks in the disk pack. The INDEX- pulse is generated at every complete revolution of the disk pack by the index gap in the protective bottom disk of the disk pack passing the index transducer. At the operating rotational speed of 2400 rpm, the pulse frequency is 40 Hz. Pulse length is 70 ± 30 us while time duration between pulses is 25 ms.

ONLIN-. Term ONLIN- indicates that in the selected drive the disk pack is rotating at full operating speed, the heads are extended and seek, read or write operations can commence.

PRCHG-. Term PRCHG- indicates that the disk pack has been changed or that the address of the disk drive has been altered.

UNSAF-. The UNSAF- line is activated when any of the DC operating voltages falls below the tolerance specified level. Term UNSAF-active causes the immediate extraction of the heads from the disk pack.

SKINC-. The SKINC- line indicates that the seek operation was not completed within one second from the time the seek command war issued. A restore command must be executed following a SKINC- condition.

WCSEN-. Term WCSEN- active indicates the sensing of write current and thus signifies that the disk drive is performing a write operation. The write current sense line becomes active within 10 us from the leading edge of write gate.

+5V. The +5V line is used by the terminator for the termination of the signal lines.

SPI36V+. The SPI36V+ line is used for power on sequencing purposes. The +36 Vdc sequence pick in signal is generated by the first drive with ac power on.

CNTGD-. The CNTGD- line is used during power down sequencing. The controlled ground line is normally grounded and holds the disk drive power sequencing relays energized. Opening this line deenergizes the relays, causing immediate head retraction and initiating a power down sequence.

2.4.6.2 DC Cable

The do cable connects the disk drives parallel in radial fashion to the controller. The maximum length of each cable must not exceed 50 feet.

Signal mnemonics are shown in Figure 2-20, while the connector pin assignments are given in Table 4-10 in section 4. Following is a brief description of the signal lines.

ATTEMX-. The gated attention line indicates that either a power on sequence, a seek operation, or a restore (head return to cylinder 000) operation has been completed.

MSELX-. The module select line is used to gate signal lines to the proper (selected) drive.

RDATA-. The read data line is used to transfer serial data read from the disk pack, from the selected disk drive to the disk controller.

SELMX-. The selected module line indicates that the drive has been selected, aparovides the gating for the selected read data line.

WDATA-. The write data line is used to transfer serial data to be written on the disk pack, from the controller to the selected disk drive.

2.4.6.3 AC Cable

To enable the sequencing of power turn-on and turn-off, the disk drives derive their ac power from the controller in serial/consecutive fashion. The maximum combined length in a subsystem, of all ac cable segments must not exceed 50 feet. The ac power provided is three phase 208/230 Vac. The phases are rotated from drive to drive to balance the power loading. For connector pin assignments, refer to Table 4-11.

2.4.7 Theory of Operation

The sole purpose of the magnetic disk subsystem is to store information on a disk pack so that information can be recovered and utilized at a later time. To accomplish this function, the subsystem needs electrical power. The controller derives this power directly from a suitable power source; the drives in the subsystem obtain their electrical power from the power distribution panel (PDP). In the case of a single disk drive, this may simply consist of applying the ac power to the multiple drive subsystem; however, the powering up process of the drives must be controlled and sequenced to avoid sudden excessive power surges. Power sequencing logic is therefore incorporated into the power circuits, establishing definite power-on and power-off sequences.

(513 INFORMATION SYSTEMS

TO31S5-2UYO-12

As part of the power up process, the disk drive is initialized through a first seek operation, which places the heads at cylinder 000. A programmed seek operation can then direct the heads to any desired cylinder of the disk pack.

In a particular cylinder, a desired track can be written upon or read from, by selecting the corresponding head and specifying a write or a read operation, respectively.

Each track is not only segmented for a fixed format recording mod; but is also made unique, hence identifiable, amongst all other tracks in the disk pack, during the write format operation.

Format and data can be verified, i.e., no data transfers to the processor take place, during a read verify operation, while status can be checked during a read status operation.

In the event of a logic or program function error, a means to reestablish initial conditions is provided through the restore operation, which is initiated with the EDF RST instruction. In the event of a failure or malfunction, in which data stored on the disk pack is in danger of being destroyed or physical damage to disk pack and heads may result, the heads are automatically removed from the disk pack and retracted.

The functional modes of operation in a magnetic disk subsystem therefore are:

- Power sequencing. Power sequencing is a combined function of the controller and the disk drive(s). The two power sequencing modes are:
 - o Power-up sequence.
 - & Power-down sequence.
- Seek operation. There are three types of seek operations, as follows:
 - o first seek
 - programmed seek
 - e restore

The first seek operation in an automatic, self-initiated function of the disk drive, while the programmed seek is a processor initiated, controller directed operation.

Recalibration of the heads to home position, i.e., at cylinder 000, is part of the restore operation; it is controller initiated but uses the drive's own recalibration logic.

(III) INFORMATION SYSTEMS


- 3. Write. There are two types of write operations, both are processor initiated and controller directed. They are:
 - 6 Format (write format)
 - e Write (write data)
- 4. Read. There are three types of read operations, which are all processor initiated and controller directed. They are:
 - Read. (read data).
 - Read track descriptor.
 - Verify (read without data transfer).
- 5. Restore. The restore operation is a controller initiated operation, which uses some of the disk drive auto-logic. The restore operation resets all logic and positions the heads in the disk drive at cylinder 000.
- 6. Emergency Retract. This is a fully automatic, self-initiated function of the disk drive. In an emergency retract operation, the heads are retracted, i.e., completely withdrawn from the disk pack.

The eight controller operational modes, aside from the powerup and power-down sequencing, are:

- 1. Seek.
- 2. Restore.
- 3. Write.
- 4. Format track.
- 5. Read.
- 6. Read track descriptor.
- 7. Verify.
- 8. Read Status.

2.4.7.1 Power Sequencing

Power sequencing is the combined function of the controller and the disk drive(s). During the power-on sequence with the Heads Extended line from the drives open (no ground), the controller provides the drives with a ground level by activating the Controlled Ground line. after all voltages have stabilized within tolerance range. This power-up sequence to the first disk drive. The next disk drive in line starts up when the disk pack in the previous disk drive has attained 70 percent of its rotational speed. During the Poweroff sequence, the controller deactivates the Controlled Ground line to the drives. This starts the power-down sequence in the disk drives. After all drives have retracted their heads, ground is removed from the Heads Extended line of the disk drives. This indicates to the controller that it can turn the dc power off without damage to the drive or the disk pack. Figure 2-21 depicts a timing diagram of the power-up and power-down sequences.



11067

Figure 2-21. Power Up/Power Down Sequences

Power Sequencing Logic Implementation. The Power sequence card contains the time delay and interlock circuits needed to effect the power-up and power-down sequences. The PSQ card also has its own power supply. A circuit diagram of the circuitry implementing the power sequencing logic, is shown in Eng. Dwg. 300112 of Appendix C. The Power Sequence card is located in slot J3 of the card cage and receives 12 Vac input power from the 30 Vac power panel. A full wave rectifier converts the 12 Vac to the pulsating 15 dc voltage, +15 Vdc (R), used to energize the relays. The +15 Vdc (R) is then filtered to obtain the low ripple dc circuit supply voltage, +15 Vdc (C). Both dc voltages are available whenever the circuit breakers on the AC powr panel are in the ON position. This makes the Power Sequence card independent from the rest of the card cage, which, although containing a +5 Vdc power supply for its circuits, must receive its +15 Vdc from the controller via J44.

<u>Power-on Sequence</u>. To power up a IS/1000 computer system with a magnetic disk subsystem attached, the power switch on the front panel of the IS/1000 must be placed in the ON position. This applies ground to the KVCTL- line which in turn energizes relay K1. This applies ground to the KVCTL+ line, which then turns on the IS/1000 power supplies. This applies power to the controller while the controller reset line, term CSRST-, is held to ground by relay K2.

The energizing of relay Kl through the power switch on the IS/1000 control panel removes ground from the input to the time delay circuit. The 15 second delay time ensures that the power is up and

that the controller and drive interface circuits have stabilized before power is applied to a disk drive. When the delay circuit has timed out, ground is applied to relay K2. The energizing of K2 removes ground from the Controller Reset (CSRST-) and applies ground to the Controlled Ground (WCNTGD-) lines going to all drives.

The +36 Vdc supplied by the first disk drive in the subsystem, is sent to the controller on the signal cable connector pin CM; the +36 Vdc is then jumpered to pin CL to provide the sequence pick voltage for the power sequence circuit of the first disk drive. The +36 Vdc in combination with the controlled ground level, energizes relay KA in the first disk drive, causing the disk drive motor to be started. When the disk pack in the drive reaches 70 percent of its rotational speed, relay KB is energized, which propagates the +36 Vdc to the next disk drive in the subsystem. This process is then repeated for every following drive in the magnetic disk subsystem. This sequential powering up of the disk drives, prevents excessive current surges. As soon as the disk pack in a disk drive has attained operating speed, the drive's head assembly is allowed to move out of its fully retracted position, causing the Heads Extended line, term WHDEXT-, to go true. This in turn causes the Power Interlock circuit to apply ground to the KVCTL+ line, thus locking in the IS/1000 regulator assembly as long as term WHDEXT- is true. This completes the power-up sequence.

Power-off Sequence. A power-off sequence is initiated by placing the power switch on the front panel of the IS/1000 processor, in the OFF **position.** This removes ground from the KVCTL- line thereby denergizing relay K1. The de-energizing of K1 interrupts the ground path to line KWCTL+ while simultaneously applying ground to the Time Delay *circuit*. Term KVCTL+ remains low due to the Power Interlock circuit, but when the Time Delay times out, ground is removed from relay K2, de-energizing K2. This deactivates term WCNTGD- going to all disk drives, **thereby** initiating their power down sequences. The de-energizing of K2 also applies ground to line CSRST-, which resets the controller and readies the drive interface circuits for power-off. When all disk drives have fully retracted their heads, they remove ground from the WHDEXT- line. The Power Interlock circuit now removes ground from line KCVCTL+, which then turns off IS/1000 **power** supplies and subsequently removes power from the controller.

2.4.7.2 Seek Operation

There are two types of seek operations; an initiating or first seek which has as purpose to home the heads in on the first cylinder, and a programmed seek which directs the heads to any cylinder required for access, of any desired area on the disk pack. A programmed seek operation is initiated by a seek command. When seeking from one location on the disk pack to another, an address conversion must take place. In the event of a seek error, a restore operation is initiated which positions the heads at home position, i.e., cylinder 000. Also, before any seek operation can be successfully executed, all disk packs used in a magnetic disk subsystem must be formatted strictly according to one format. A disk pack used in the GTE/IS magnetic disk system must be formatted according to the format

(TIE) INFORMATION SYSTEMS

given in Figures 2-16 and 2-17. A disk pack is initially formatted during a format operation which is effected through a format command.

<u>Pirst Seek</u>. The first seek operation is an automatic, self-initiated function of the disk drive, consisting of a complete forward motion at low speed from the retracted position of the heads all the way into the disk pack (beyond the last cylinder), until the carriage is stopped by the forward mechanical stop (Crash Stop), immediately followed by a reverse motion to the home position at cylinder 000.

The first seek operation commences when the disk pack in the drive reaches 70 percent of its operating rotational speed. The first seek concludes the power up sequence when it causes the HEAD EXT/RET switches to transfer by moving the heads out of their retracted position. The first seek is completed when the heads are positioned at cylinder 000. At the successful completion of the first seek operation, the disk drive is ready for on-line operations.

Programmed Seek. The programmed seek is a processor initiated, controller directed operation. A programmed seek operation to any desired cylinder is possible when the cylinder address at which the heads in the selected drive are currently positioned, is known. Initially this is the first cylinder (cylinder address 000), later it is the cylinder address where the heads were positioned at after cessation of the last accessing operation. A programmed seek is initiated by a seek command from the processor. The controller then selects the specified disk drive and determines the cylinder and head addresses. The cylinder difference is the difference count between the cylinder to be accessed and the cylinder the heads are at. The Seek Logic is microprogram implemented. The logic flow of the Seek operation is shown in the Seek flow diagram in appendix A. The seek command is coded on the Bus and Tag lines as shown in Table 2-6, and together with the address information, sent to the selected disk drive.

<u>Seek Timing Considerations.</u> The timing inter-relationships, although related through signal interaction, can be classified as follows:

- Those pertaining to disk pack motion, its control and measurement.
- Those pertaining to head movement, its control and measurement.

The operating rotational speed of the disk pack is maintained at $2400 \text{ rpm} \pm 2 \text{ percent}$. To enable the measurement of this speed at all times, the disk pack's rotation is monitored by electromagnetic means through the use of an index-transducer (see Figure 2-22). At 2400 rpm, the frequency of *recurrence* of the index pulse will be 40 Hz; time duration between index pulses then is 25 ms, while the duration of the index pulse itself is 80 us. The relative positioning of one index pulse with respect to all other index pulses is 18 us.

The time necessary to position the heads in the model 114 from cylinder 000 to cylinder 202 (maximum positioning time), is 65 ms. The time needed to position the heads in the model 215 from cylinder




Figure 2-22. Index and Speed Detection

000 to cylinder 405 is 55 ms. The time required to position the heads from one cylinder to the next cylinder in both models disk drive, is 12 ms (minimum positioning time). The average head positioning time is based upon 50 percent of the maximum positioning time, i.e.; 32.5 ms for the model 114, and 27.5 ms for the model 215. Average rotational latency in both models disk drive is 12.5 ms.

2.4.7.3 Restore Operation

The restore operation is essentially a seek operation, in the sense that it causes the heads in the selected drive, from whatever cylinder they are at, to be positioned at cylinder 000. Thus, in effect, it is a seek operation to cylinder 000. The Restore logic is microprogram implemented. The logic flow is shown in the Restore flow diagram in appendix A. The Restore command is coded on the Bus and Tag interface lines as shown in Table 2-6, and sent to the selected disk drive.

2.4.7.4 Write Operation

Data is recorded on the disk pack using a double frequency bit-serial NRZ recording scheme. In this method of data recording a clock pulse is injected at the beginning of each bit cell time (Figure 2-23). A ONE bit, in the form of a data pulse, doubles the pulse frequency while a ZERO bit, represented by the absence of a data pulse, does not influence the clock pulse frequency.




Figure 2-23. Double Frequency Data Recording

The write head works in conjunction with a tunnel erase head which is located in the head pad, slightly behind the write head. The combination write head/erase head enables the model 114 disk drive to write a 0.010 inch wide data track, then immediately erase it to a 0.007 inch wide, sharply defined track; in model 215 disk drives, data is recorded in an 0.007 inch wide track which is narrowed to a sharply defined 0.004 inch wide track by the erase head.

The purpose of the write and erase operations is to convert incoming digital data into a signal that will cause controlled magnetization of specific areas on the disks, in such a manner that when these magnetic patterns are read back, they will generate an electrical pulse train which translates into data that is identical to the original information. A typical write sequence data bit pattern is shown in Figure 2-24.




Figure 2-24. Write Operation

2.4.7.5 Write Command

The write operation is actually a combined write and erase operation. The tunnel-erase head located directly behind the write head in the same head pad, is used to tunnel erase the track after writing. This causes the tracks to be sharply defined while it simultaneously creates buffering inter-tracks that minimize crosstalk (Figure 2-25). A write operation is initiated by a write command from the processor. The controller then initiates a seek operation to direct the heads to the desired cylinder, selects the head associated with the specified track, and verifies that the correct track is accessed. Writing can commence after successful execution of the aforementioned operations. During the writing of data, data transfers are made from the IS/1000 memory to the controller, where the data is checked, serialized, and then sent to the disk drive. In the drive this electrically coded data is recorded onto the selected track in the form of magnetic flux reversal patterns.

The write logic is micro program implemented. The logic flow of the write operation is shown in the write flow diagram in appendix A. The Write command is coded on the Bus and Tag lines as shown in Table 2-6, and sent to the selected disk drive.




Figure 2-25. Head/Disk, Physical/Electrical Relationships

11071

2.4.7.6 Write Timing Considerations

Frequency of the clock oscillator is 1.25 MHz, i.e., a 200 ns pulse is written every 800 ns (Figure 2-23). This 800 ns time interval between two clock pulses is called the data cell or bit cell time. A ONE is represented by a 200 ns pulse entered into the data cell time slot, i.e., between two clock pulses. Pulses are now 400 ns apart, thus effectively doubling the pulse frequency to 2.5 MHz. A ZERO is represented by two consecutive clock pulses without an interspersed data pulse. Maximum, i.e., worst case, rise and fall times of the squared clock and data pulses must not be more than 30 ns.

Commencement of the *write* and erase functions coincides and the controller therefore activates the write and erase gating signals simultaneously. However, since the erase head is physically located behind the write head with respect to the recording track, a point on the track passes under the write head approximately 50 us before it passes under the erase head. (Figure 2-25). The controller counteracts the time displacement between the recording and the tunnel erasure of the same point on the track, by dropping the write gate 50 us before the erase gate.

2.4.7.7 Write Data Transfer Rate

The data transfer rate during a write operation is 1.25 M bits per second between the processor and the subsystem. Within the subsystem the bit rate varies between 1.25 M bits per second for ZERO signifying data units, and 2.5 M bits per second for ONE signifying data units. To ensure that the read data bit rate will be within specified limits, the data bit rate during write operations must not vary more than 0.3 percent from nominal.

2.4.7.8 Format Track Operation

The format track operation is basically a write operation. Everything that has been said for the write operation applies equally to the format track operation. However, instead of random data which may be scattered throughout the processor memory, only very specific data, permanently assigned to specific locations in memory, is repetitively accessed and transferred from memory during the formatting of a track. The format used to store data on a disk pack in a GTE/IS magnetic disk subsystem, is an IBM compatible fixed format, as shown in Figure 2-16 and 2-17. The format track operation is used to establish this format on a track, As can be seen from Figure 2-16, the. track format consists basically of three major parts:

- 1. Home Address.
- 2. Track Descriptor Record.
- 3. Data Records, of which there are sixteen to a track.

Each track is started and subsequently ended by an index marker. The data areas of all records are filled with ZEROES.

The track formatting logic is micro program implemented. The logic flow of the format track operation is shown in the **format** track flow diagram in appendix A.

The format command is coded on the Bus and Tag lines as shown in Table 2-6.

2.4.7.9 Read Operation

The read operation is for all practical purposes the inverse of the write operation. During a write operation, data represented by a bi-directional electrical current flowing through the write coil, is transformed into magnetic flux reversals in the write core, and stored as magnetic flux reversals in the magnetic surface of the recording medium passing across the write gap. During a read operation, the magnetic polarity reversing flux patterns on the recording medium passing across the read gap, induce electrical voltage pulses in the read coil, which then translate back into data.

The induced electrical voltages across the read coil approximate a sine wave with each peak representing a pulse. The sine wave frequency therefore is half the pulse rate. When reading clock pulses only, i.e., ZERO representing flux patterns in the recording track, the signal frequency is 625 kHz. The pulse rate, however, being twice the signal frequency is 1.25 M bits/sec. When reading clock and data pulses, i.e., ONE representing magnetic patterns on the recording **track**, the signal frequency is 1.25 MHz, the pulse rate 2.5 M bits/sec, and the data bit rate 1.25 MHz.


A typical read sequence bit pattern is shown in Figure 2-26.

2.4.7.10 Read Command

The purpose of the read operation is to convert data that is magnetically coded on the disk pack for off-line storage, into equivalent, electrically coded data for on-line processing.

A read operation is initiated by a read command from the processor. The controller then initiates a seek operation to direct the heads to the desired cylinder, selects the head associated with the specified **track**, and verifies that the correct track is accessed. Reading can commence after successful execution of the aforementioned operations.

During a read operation, the disk drive translates magnetic flux reversals on the disk pack into electrical pulses, which, after signal qualification and conditioning are sent to the controller.



11072

Figure 2-26. Read Operation

TO31S5-2UYQ-12

In the **controller this serial** data from the disk drive is interpreted, checked and reformatted *for* parallel transmission to the *processor*.

The read logic is micro program implemented. The *logic* flow of the read operation is shown in the read flow diagram, in appendix A. The read command is coded on the Bus and Tag lines as shown in Table 2-6, and sent to the selected disk drive.

2.4.7.11 Read Timing Considerations

The Read function is enabled when the Control Tag and the Bus lines are active simultaneously (Table 2-6). To ensure definite function interpretation, the Bus line must become active at least 200 ns prior to the Tag line and remain active for at least 200 ns after the Tag line has been deactivated. Minimal signal duration is 800 ns for the Tag pulse and 1200 ns for the Bus line pulse. Once deactivated, the bus line must remain inactive for at least 400 ns before it can become active again. Read Gate and Read Data become active at the same time, but Read Data is considered reliable only when read at least 10 us after Select Head or Advance Head.

2.4.7.12 Read Data Transfer Rate

The data transfer rate during a read operation is determined by the recording density and the rotational speed of the disk pack being read. The nominal bit rate is 1.25 million bits per second. Due to the inherent differences in head access and spindle speed variations among individual drives in the same subsystem, or even from one **subsystem to** the other, this nominal. bit rate may vary as much as ± 15 percent.

2.4.7.13 Read Track Descriptor Operation

The read **track** descriptor operation is basically a read operation. Everything that has been said for the read operation applies egually to the read track descriptor operation. However, instead of reading the contents of an entire track, only the information comprising the five words of the header and the four data words of the specified track descriptor record, are sampled. This information can then be used for flagging or other identification purposes.

The read track descriptor logic is **micro** program implemented. The logic flow of the read track descriptor operation is shown in the corresponding flow **diagram in appendix** A. **The** read track descriptor command is coded on the Bus and Tag lines as shown in **Table** 2-6, and sent to the selected disk drive.

2.4.7.14 Verify Operation

The verify operation is basically a read operation. Everything that has been said for the read operation applies equally to the verify

operation. However, the operation is limited to reading for verification purposes only, and no data transfers to the IS/1000 processor take place. The verify operation is especially intended for the checking of header and cyclic check words after a write operation.

The verify logic is micro program implemented. The logic flow of the verify operation is shown in the verify flow diagram in appendix **A.** The *verify* command is coded on the Bus and Tag lines as shown in Table 2-6, and sent to the selected disk drive.

2.4.7.15 Read Status Operation

The read status operation has nothing in common with the regular read operation, which gathers data from the disk **pack**. A read status operation is initiated by a read status command from the processor. During the read status operation controller status information is sent to the processor by transferring the status words to the IS/1000 memory, in the following order:

- 1. Major status.
- 2. Minor status.
- 3. Number of words or sectors that have not been transferred.
- 4. DMA address location of last word transferred at termination of last operation preceding the read status operation.
- 5. Link address of the last packet control word pertaining to the previous operation.

Optionally, the following two additional status words may be sent to the IS/1000 memory:

- 1. Cylinder and head address.
- 2. Sector address.

These optional two status words will only be sent to the processor if so specified and when a word count greater than 5 is encountered.

The read status logic is micro-program implemented. The logic flow of the read status operation is shown in the read status flow diagram in appendix A. The read status command is coded on the Bus and Tag lines as shown in Table 2-6, and sent to the selected disk drive.

<u>SECTION</u> 3 OPERATING PROCEDURES

3.1 GENERAL

This section describes the operation and interpretation of the controls and indicators on the processor and disk drive control panels. Proper operation and correct interpretation of these controls and indicators, enables controlled initiation, modification, monitoring and suspension of all disk operations.

3.2 CONTROL PANELS

The operator control panels provide the switches and indicators required for operator communication between the processor and the disk subsystem.

3.2.1 Processor Operator Panel

The model 4821-01 IS/1000 control panel enables the operator to control processor operation for programming and maintenance purposes.

The control panel is shown in Figure 3-1. The functions of the control panel switches and indicators are described in Table 3-1.




Figure 3-1. IS/1000 Control Panel

GIB INFORMATION SYSTEMS

11073

Table 3-1. Control Panel Functions (Sheet 1 of 5)

Switch or Indicator	Type	Function
LOCK/ON/OFF	Key Switch	Insertion of the key is required to turn this switch to any position.
		In the LOCK position, power is applied, but no switches are operative. The SENSE switches are considered to be in the down position when the key switch is in this position.
		In the ON position, power is applied and all panel switches and indicators are operative.
		In the OFF position, no power is available to the processor.
POWER	Indicator	Comes on when power is applied to the processor.
LOAD	Momentary	When raised and released, initiates automatic loading of a bootstrap program from the ROM into memory and puts the CPU in the run mode, executing the program loaded from the ROM
		Actuating this switch with the power panel connected resets the system prior to automatic loading of the bootstrap program.
RUN	Indicator	Comes on when the CPU is in the run mode.
LT	Indicator	Displays the contents of S-Register bit 8, which indicates a less-than arithmetic condition.
GT	Indicator	Displays the contents of S-Register bit 9, which indicates a greater-than arithmetic condition.
EQ	Indicator	Displays the contents of A-Register bit 10, which indicates an equal-to arithmetic condition.
OVF	Indicator	Displays the contents of S-Register bit 11, which indicates an overflow arithmetic condition.
0 thru 15 Data Entry	Toggle switches*	In the up position, these switches insert a ONF into the corresponding bit positions of the selected register when the MODE switch is in the WRITE position and the INITIATE switch is pressed. ON/OFF switch is in the ON position and the

CPU is in the halt mode

Table 3-1. Control Panel Functions (Sheet 2 of 5)

Switch or Indicator	Type	Function
0 thru 15 Data Display	Indicators	When the MODE switch is in the READ position, these indicators display the contents of the register specified by the REGISTER SELECT switches.
		When the M Register is selected (M up, P and I down), the INITIATE switch must be pressed before the contents of the memory location specified by the address in the P Register are displayed.
s t		When the MODE switch is in the WRITE position, these indicators display the contents of the data switches.
		An indicator that is lit (on) displays a ONE bit.
GP REGISTER/ SENSE 8, 4, 2, 1	Toggle switches*	Used to select one of the general-purpose X Registers when REGISTER SELECT switches P, I and M are all in the down position. The 8, 4, 2 and 1 switches represent different binary values (weights). A switch set to the up position represents a ONE in that bit position. The combination of all four GP REGISTER switches is used to select the desired general-purpose register. For example, when all four switches are down, the A Register (X-Register 0) is selected. When only the right-most switch is up, the B Register (X-Register 1) is selected. All four switches up selects X-Register 15 (binary 1111).
		When the CPU is executing instructions, the switches act as program sense switches to allow external control over specified program operations. The up position specifies a logical ONE. The program can determine the state of the switches using BST and BSF instructions.
REGISTER SELECT P, I, M	Toggle switches*	The P and I switches, respectively, select the P or I Register when in the up position. In the up position, the M switch selects the M Register. When P, I and M are in the down position, the X Register specified by the GP REGISTER/SENSE switches is selected.

*Operative only when the LOCK/ON/OFF switch is in the ON position and the CPU is in the halt mode

Table 3-1. Control Panel Functions (Sheet 3 of 5)

Switch or Indicator	Туре	Function
		When more than one switch is up, the left-most switch has priority. Thus, to select the I Register, the P switch must be down. To use the M switch, the P and I switches must be down.
		The direction of transfer must be selected by setting the MODE READ/WRITE switch and, if an X Register is selected the GP REGISTER/SENSE switches must be properly set.
MODE READ/WRITE	Toggle switch*	In the READ position, when the INITIATE switch is pressed and the M switch is selected (M switch up, P and I switches down), the contents of the memory location specified by the contents of the P Register are shown on the data display indicators.
		The contents of the P, I or a general-purpose register may be displayed simply by selecting the appropriate register. The INITIATE switch need not be pressed.
		In the WRITE position, when the INITIATE switch is pressed, information from the data switches is transferred to either the register selected by the P, I or GP REGISTER switches, or, if the M switch is selected, the memory location specified by the contents of the P Register.
INITIATE	Momentary switch*	When the MODE switch is set to the WRITE position the INITIATE switch is pressed to enter information from the data switches into the selected register or memory:
		 The P Register when the P switch is up.
		 The memory location specified by the contents of the P Register when the M switch is up and the P and I switches are down.

^{*}Operative only when the LOCK/ON/OFF switch is in the ON position and the CPU is in the halt mode

Switch or Indicator	Type	Function
		 The general-purpose register selected by the GP REGISTER switches when the P, I and M switches are down.
		NOTE: Data is not written into the I Register.
		When the MODE switch is set to the READ position, the M switch is selected and the INITIATE switch is pressed, the contents of the memory location specified by the contents of the P Register are shown on the data display indicators.
		When the MODE switch is set to the READ position, the contents of the following is displayed on the data display indicators:
		 The P Register when the P switch is up.
		 The I Register when the I switch is up and P is down.
		 The general-purpose register selected by the GP REGISTER switches when the P, I and M switches are down.
HALT	Momentary switch	When the CPU is in the run mode, pressing the HALT switch stops program execution at the completion of the instruction in process.
		When the CPU is in the halt mode:
		• If the M switch is selected, pressing the HALT switch increments the P Register and initiates a read/restore memory cycle. This has the effect of stepping through the memory and displaying the contents of each successive location on the data display indicators.
		Stepping through memory in this way displays the contents of successive locations but does not enable writing of data into memory, even if the MODE switch is set to WRITE.

TO31S5-2UYQ-12

Table 3-1. Control Panel Functions (Sheet 5 of 5)

Switch or Indicator	Турс	Function
		• If the M switch is not selected, pressing the HALT switch causes one instruction to be executed. This instruction is in the memory location specified by the contents of the Register. After execution of the instruction, the P Register specifies the location of the next instruction to be executed.
RESET	Momentary switch*	Pressing this switch when the CPU is in the halt mode effects the CPU logic as follows:
		 Resets the arithmetic overflow flip-flop.
		Resets the memory control flip-flops.
		 Resets the automatic program-load flip-flop and indicator.
		 Sets all N-Register flip-flops (unmasks all interrupts).
		 Resets all interrupt flip-flops.
		 Resets the interrupt control sequencer.
		 Readies the instruction-trap interrupt for service.
		 Readies the power-fail/restart interrupt for service.
		 Resets all device controllers on the L/O bus.
RUN	Momentary switch*	When pressed, starts automatic program execution with the instruction at the memory location specified by the contents of the P Register.
!		(ON/OFF switch is in the ON position and the

*Operative only when the LOCK/ON/OFF switch is in the ON position and the CPU is in the halt mode

3.2.2 Format Protect Switch

The read/write protect switch is located on the power sequence card in the card file chassis of the interface assembly. The switch is shown in Figure 3-2. The functions of the Switch are described in Table 3-2.

3.2.3 Disk Drive Control Panel

The operator control panels differ for the models 114, 213 and 215 disk drives. They are described separately in the following paragraphs.




Figure 3-2. Format Protect Switch

Table 3-2. Format Protect Switch

Switch Setting	Function
Ŭр	The track format of the disk pack in the selected disk drive can not be altered.
Down	The accessed track of the disk pack in the selected drive can be formatted.

3.2.3.1 Model 114 Disk Drive

The model 114 operator control panel is shown in Figure 3-3. The functions of the switches and indicators are described in Table 3-3.

3.2.3.2 Model 213 Disk Drive

The model 213 operator panel is shown in Figure 3-4a. The functions of the switches and indicators are described in Table 3-4.

3.2.3.3 Model 215 Disk Drive

The model 215 operator panel is shown in Figure 3-4b. The function of the switches and indicators is the same as for the model 213. Refer to Table 3-4 for a description of switch and indicator functions.





Figure 3-3. Model 114, Operator Control Panel

Table 3-3 Model 114, Controls and Indicators

Control/Indicator	Function
POWER ON Pushbutton/ Indicator, white	Initiates and indicates power-up or power-down sequence when pressed.
READ ONLY Pushbutton/ Indicator, yellow	Indicates that any write operation is inhibited when pressed to light.
SELECT LOCK Indicator, red	Indicates that an unsafe drive condition exists.
READY Indicator, green	Indicates that the drive is ready for operation
Unit Select Switch	Provides On-line Signal and Unit select number to controller when turned to slot position and pushed down.






Figure 3-4. Model 213/215 Operator Control Panels

TO31S5-2UYQ-12

Table 3-4. Model 213/215, Controls and Indicators

Control/Indicator	Function
ON/OFF Switch	Toggla switch used to initiate a power-up, or power-down sequence.
File Number *Indicator (Green)	Indicates that initial seek is complete and the drive is ready.
SELECT LOCK *Indicator (Red)	Indicates an unsafe condition exists and corrective action is required.
Snit Select Block	Provides On-Line Signal and Unit Select number to controller when inserted into Unit Select Switch Selector Socket.

^{*}Push-to-test

3.3 PROGRAM LOADING

Program loading can be accomplished automatically, or through a peripheral device. The next paragraphs describes the method of automatic program loading and through the TTY, since this is by far the common peripheral used for program loading.

For program loading from other devices refer to the User's Manual, GTE/IS publication E0006.

3.3.1 Automatic Program Load

Automatic program Load (APL) enables loading of the Bootstrap program into memory from the ROM.

3.3.1.1 Control Panel APL

With the control panel connected and the CPU in the halt mode, the APL function can be activated in one of two ways:

- With the LOCK/ON/OFF switch at the ON position, raise and release the LOAD switch.
- With the LOCK/ON/OFF switch at the LOCK position, APL may be activated via the ALOAD+ and ALOAD- signals over the I/O bus. ALOAD+ (normally low) goes high for about 10 us, then low again. ALOAD- (normally high) goes low and then high in sync with ALOAD+.

If APL is to be activated both via the I/O bus and the control panel, the switch on the I/O controller that activates the APL must have an additional control corresponding to the key on the control panel.

This control disables the I/O bus switch controls from ALOAD+ and ALOAD-. When enabled via a key on the control panel, APL cannot be

activated from the I/O bus. When APL is enabled by a switch similar to a key and is activated over the I/O bus, the APL function cannot be activated from the control panel.

3.3.1.2 Power Panel APL

The power panel APL function has the same interlock as the control panel. In addition, APL causes the CPU and controller (via I/O signal SYRST-) to be reset when activated.

3.3.1.3 Blank Panel APL

Since the CPU does not require either the control panel or the power panel for operation, a blank panel may be used. Under these conditions, the APL function is controlled exclusively from the I/O bus. This eliminates the interlocking function only, but still allows the CPU and controllers to be reset during APL.

3.3.1.4 APL Cautions

Activation of the APL feature via the I/O bus or from the power panel is not synchronized with CPU timing. Therefore, if the CPU is executing programs when the APL is activated, the resetting of the CPU will probably alter the contents of the registers in the CPU.

The memory interface is designed so that resetting the CPU does not affect reading data from memory. If, however, the CPU is writing into memory when it is reset, the data that is written cannot be assumed to be correct.

3.3.2 Program Loading

The following describes program loading via the TTY paper tape reader.

Perform program loading as follows:

- 1. Determine the type of ROM in the system: single-segment, four-segment, or two-segment. The TTY program is resident in the following ROM segments:
 - Single-segment ROM: segment I.
 - Four-segment ROM: segment I.
 - Two-segment ROM: segment II.
- 2. Perform program loading procedures for a specific ROM as follows:
 - Single-segment ROM perform step 3.
 - Four-segment ROM perform step 4.
 - Two-segment ROM perform step 5.

- k. If the operator desires to verify a tape after loading, proceed to step 1.
- Load the tape as described previously with SEMSE switch 2 up.
- m. Rewind the tape and load it a second time with SENSE switch 1 up.

If an error is detected during either load operation, the processor halts with the I-Register set to one of the values listed in Table .-6. If loading is successful, the I-Register value is \$1.

- 4. Perform automatic loading of an absolute program using four-segment ROM as follows:
 - a. Ready the program on the input device (steps 3a thru 3d).
 - b. At the processor control panel, press HALT then RESET.
 - c. Set the SEMSE switches as follows:
 - e 8 down.
 - e 4 down.
 - 2 up if it is desired to halt the program just loaded before control is transferred to it.
 - l up if it is desired to halt the program to inspect and/or enter configuration data into the processor A and B Registers.
 - d. Sat P, I, and M down.
 - e. Lift (1 release LOAD. If SEMSE switch 1 is down, the program loads into the processor core memory.

A halt occurs with any of the I-Register values shown in Table 3-7.

Table 3-6. Tape Load Halts, Single-Segment ROM

I-Register Value	Meaning	
\$1	Successful load.	
\$P	Checksum error.	
\$1 F	Verify error.	
\$2 F	I/O instruction rejected.	
\$3F	Load error.	

(II) INFORMATION SYSTEMS

Table 3-7. Tape Load Halts, Four-Segment ROM

I-Register Value	Meaning	Recovery
\$22	Enter configuration data in A Register.	Enter data and press RUN.
\$3B	Halt prior to branching to program.	Press RUN.
\$ F	Bad checksum on last record.	Restart ROM.
\$ F	Check checksum on record last read.	Restart ROM by pressing RUN.
\$0	I/O instruction reject.	Restart ROM at P=\$55.

- f. Enter or inspect configuration data in the A and B Registers as follows:
 - e A Register:

Bits	Use
0 thru 3	Unused.
4 thru 7	Interrupt line.
8 thru 9	Unused.
10 thru 15	Device address.

- B Registr ' Not used.
- g. Fress RUN. The program loads into the processor core memory.
- 5. Perform automatic loading of an absolute program using two-segment ROM as follows:
 - a. Ready the program on the input device (steps 3a thru 3d).
 - b. Press HALT and then RESET.
 - c. Set the SENSE switches as follows:
 - 8 up.
 - 4 up.
 - e 2 up if it is desired to halt the program just loaded before control is transferred to it.
 - e 1 down.
 - d. Set P, I, and M down.
 - e. Lift and release LOAD. The program loads into the processor core memory.

SECTION 4 INSTALLATION

4.1 GENERAL

This section outlines the basic procedures to install and prepare the hardware for operation. Correct installation is a prerequisite to proper operation and should only be *performed* by qualified service personnel.

WARNING

Before performing any of the installation or removal procedures in this section, ensure that all electrical power is removed from the units and the chassis to prevent possible injury or equipment damage.

Due care should be exercised and proper tools used at all times, to prevent damage to the boards and/or the equipment.

4.2 SITE REQUIREMENTS

The PDC and DCI logic boards are both to be installed in a regular IS/1000 powered chassis (assembly 101787), or in an extended powered chassis (assembly 103039). They must preferably be installed one directly above the other. The chassis is mounted in a regular 19-inch electronic component rack or cabinet.

The IOL, MUX, PLO, *PSQ* and SMX logic cards are all installed in the card file of the disk interface chassis (assembly 103982). They must be inserted in the order given in Figure 4-1. The interface chassis is mounted in the same 19 inch electronic component rack or cabinet.

The ac power panel is mounted in the same cabinet as the powered chassis and the disk interface assembly.

4.2.1 Power Requirements

The power requirements for the controller are given in Table 4-1.

Power requirement for the PDC board is +5.0 Vdc at 7.0 A. This power is supplied by the chassis power supplies.

Power requirement for the DCI board is +5.0 Vdc at 2.0 A. This power is supplied by the chassis power supplies.

The power required by the card complement of the disk interface card file is supplied by a self contained power supply. This power supply also provides the +5.0 Vdc at 1.0 A, needed for the terminator terminating the signal lines of the multiplex cable in the last disk drive of the disk system.




Figure 4-1. Card File, Card Locations.

AC power required by the entire disk subsystem is determined by the size of the disk system. The controller requires a 110 Vac, single phase, power source. Model 114 disk drives require single phase or three phase 208 or 230 Vac, Model 215 disk drives require three phase 208 or 230 Vac. The drives receive their ac power via the power distribution panel in the controller, which enables the controller powering up and down sequences in case of multi-spindle disk subsystems. Additionally, the three phase 208/230 Vac, is rotated from drive to drive. Power consumption of the 110 Vac depends upon the complement of logic boards and cards used in addition to the PDC and IOC boards. Power consumption of the 208 or 230 Vac depends upon how many disk drives the subsystem consists of and can be computed from the data giver in Table 4-1.

4.2.2 Environmental Requirements

The controller is designed to operate in a normal data processing environment.

4.2.2.1 <u>Temperature</u>

Under operating conditions the temperature range must be between 60° F and 90° F, with a maximum allowable temperature variation of 15° F per hour. Under non-operating conditions, the temperature

Table 4-1. Disk System Power Consumption

	Power Consumption					
Equipment	Voltage	Current		Heat Dissipation		
PDC Board	+5 Vđc	7 a				
DCI Board	+5 Vdc	2 A				
I/O Assembly	+5 Vđc	4A				
Terminator	+5 Vđc	1 A				
		Starting	Operating			
Disk Drive Model 114	208/230 ± 10% Vac single phase	20 A for 7 seconds	3.5 A	2050 BTU/hr		
	60 ± 0.5 Hz					
	50 ± 0.5 Hz (Optional)					
Disk Drive Model 213	208/230 ± 10% Vac three phase	20 A for 7 seconds	4.3 A	2900 BTU/hr		
	60 ± 0.5 Hz					
	50 ± 0.5 Hz (Optional)		<u>}</u>			
Disk Drive Model 215	208/230 ± 10% Vac three phase	20 A for 7 seconds per spindle	4.3 A per spindle	5800 BTU/hr		
	60 ± 0.5 Hz					
	50 ± 0.5 Hz (Optional)					
		L	<u> </u>	<u> </u>		

TO31S5-2UYO-12

range can be between -30°F and 150°F. Cooling for the PDC and IOC boards is provided by the chassis power supply cooling fans which provide a positive pressure airflow across the horizontal PC boards. The interface assembly is cooled by a self-contained fan.

4.2.2.2 Relative Humidity

Under operating conditions the relative humidity must be between 10 percent and 80 percent. Under non-operating conditions, the relative humidity can be between 5 percent and 98 percent. In either case, condensation must be prevented at all times.

4.3 CABLING AND PATCHING

The system cabling, as shown in Figures 4-2, 4-9 and 4-24, consists of four types of cabling:

- 1. Processor to controller interface cabling.
- 2. Intra-controller cabling.
- 3. Controller to device interface cabling.
- 4. Power cabling.

Five types of patching are possible:

- 1. Address patching.
- 2. Interrupt and ICI patching.
- 3. DMA-priority patching.
- 4. Drive type recognition patching.
- 5. Number of SMX cards patching.

4.3.1 Processor to Controller Interface Cabling

The processor to controller interface is constituted by the regular internal interface, i.e., two 50-line flat ribbon cables connecting the J1 and J2 edge connectors of the CPU board to the J1 and J2 edge connectors of the PDC board. The internal interface cable is illustrated in Figure 4-3. Figure 4-3 also gives the physical pin designations of the edge connectors. For electrical signal connector pin designations, alphabetically by mnemonic, refer to Tables 4-2 and 4-3. For a numerical by pin number listing, refer to engineering drawing 300337, page 4, of Appendix C.




Figure 4-2. IS/1000 Magnetic Disk System Cabling Diagram

Table 4-2. PDC Board, Edge Connector J1

Signal Na	me	P	in r	Grou	nd	Signal	Vane		Pin	T -
DAO1-		49				DMAP1+		 		Ground
DA05-		46	17	(S)(D)		DMAP2+		22		
DIBOO-		5	19	GND	V.			26		
DIBO1-		4	21	GMD		DNAP34		42		
DIE02~	1	2	23	1		eko-		ומנ	1	
DIBO3-	13	,	25	GND		intos		32		-
DIB04-	3			GMD		INTC9-	ĺ	38		-
DIE05-	16		27	GMD		INT).Q-		34		
DIBO6-	1	-	29	GND		INTll-		36		
DIBO7~	1		31	GND	1	Denz-	3	0	İ	
DIBO8-	111] 3	3	Cī	Ï	INT13-	2	6		
	1,5	3:	5	GND		INT14-	1 40	- [
DIB09-	16	37	,	GND	,	W115-		-		
DIB10~	9	39		GMD		FO-	24			
DIBII-	10	42		GND		21-	48			ĺ
DIB12-	7	43	1	GMD .			50			ĺ
DIB13-	8	45		GND		'2-	47		İ	ĺ
DIB14-	2					LK-	44			
DIB15-	6				Sti	28~	20		į	
1	1	l	1			1	1	'	1	
j	- 1									

Table 4-3. PDC Board, Edge Connector J2

Signal Name	Pi	ln.	Ground	Signal Name	Pi	L n	Ground
ALOAD+	40	2	GND	DOB04-	14		
ALOAD-	42	4	GND	DOB05-	15		
Busy+	27	6	GND	DOB06-	16		
DACO-	44	8	GND	DOB07-	13		
DA02-	45	26	GND	DOBC8-	24		
DA03-	46	28	GND	DOB09-	20		
DA04~	47	31	GNID	DOB10-	22		
DMACWO-	34	33	GND	DOB11-	10		
DMACW1-	32			DOB12~	12		
DMALD-	7	35	GND	DOB13~	11		
DMAMS-	36	37	GND	DOB14-	23		
DMAST-	38	39	GND	DOB15-	25		
DMOS-	29	43	GND	KF0-	48		
DMRQ-	1			Krl-	49		
DMRS ·	3			KF2-	50		
DOBOO-	19			PFFIP~	41		
DOBO1-	17			FRLD-	30		
DOBO2-	18			syrst-	5		
D0303-	21						

4.3.2 Intra Controller Cabling

The intra-controller cabling consists of the following cables:

- of the PDC board to the J3 edge connector of the DCI board. The cable is illustrated in Figure 4-3, and shows the physical pin designations. For electrical signal line/connector pin designations, alphabetically by mnemonic, refer to Table 4-4 and 4-5. For a numerical by pin number listing, refer to sheet 4 of engineering drawings 300337 and 300352, of Appendix C.
- Three identical 30-line cables connect the J11, J12 and J13 edge connectors of the DCI board to the J31, J32 and J33 connectors of the interface assembly, respectively. The cable is illustrated in Figure 4-4. For physical pin designations, see Figure 4-8. For electrical signal line/connector pin designations, alphabetically by mnemonic, refer to Tables 4-6, 4-7, and 4-8. For a numerical by pin number listing, refer to engineering drawing 300352, sheet 4, of Appendix C.

4.3.3 Controller to Device Interface Cabling

The controller to device interface comprises the following cables:

• One 100-line signal cable connecting the J42 connector of the interface assembly to the SIGNAL IN connector of the *first* disk drive in the disk subsystem. In a multiple spindle system, the signals input to the first drive, must be




Figure 4-3. Internal Interface Cable/Connector Assembly

Table 4-4. PDC Board, Edge Connector J3

Signal Name	Pir	No.	Ground	Signal Name	Pin.	No.	Ground
BRDY-	47	1	GND	IODO-	21	28	GND
CLR+	43	6	GND	robl-	23	30	GND
DAO-	5	6	GND	1002-	25	32	GND
DA1-	7	8	GND	IOD3-	27	34	GND
DA2-	9	10	GND	IOD4~	29	36	GND
DA3-	11	12	GND	1005-	31	38	GND
DA4-	13	14	GND	1006-	33	40	GMD
DA5~	15	16	GND	10D7-	35	42	GND
DA6-	17	18	GND	SRST-	3	44	GND
DA7-	19	20	GND	STRB-	49	45	GND
DDL-	41	22	GND			46	GND
EXTINT-	39	24	GND			48	GND
EXTRES-	2	26	GND			50	GND
]	-	}		1		

Table 4-5. DCI Board, Edge Connector J3

Signal Name	Pin	No.	Ground	Signal Name	Pin	No.	Ground
BRDY~	47	1	GND	IOD2-	25	28	GND
CLK+	43	4	GND	IOD3-	27	30	GND
DA00-	5	6	GND	IOD4	29	32	GND
DA01-	7	8	GND	IOD5~	31	34	GND
DA02-	9	10	GND	IOD6-	33	36	GND
DA03-	11	12	GND	IOD7-	35	38	GND
DA04	13	14	GND	Srst-	3	40	GND
DA05-	15	16	GND	STRB-	49	42	GV/D
DA06-	17	18	GND		ł	44	GND
DAC7-	19	20	GND			46	GND
DDL-	41	22	GND		1	48	GND
IODO-	21	24	GND			50	GND
IOD1-	23	.26	GND			į	
		}					
	<u> </u>	<u> </u>	L	<u> </u>	<u> </u>	<u> </u>	<u> </u>




Figure 4-4. Interface Control Cable/Connector Assembly, and Power Regulator Cable

propagated to the next drive(s) by shorter cable segments in daisy chain fashion. The cable must be terminated in the last drive by a terminator. The cable is illustrated in **-Figure** 4-5. For physical pin designations, see Figure 4-8. For electrical signal line/connector pin designations, refer to Table 4-9. For terminator and cable assembly numbers, refer to Table 4-22.

• From one to eight identical dc cables, depending upon the number of disk drives in the subsystem. Each cable connects one of the J34 thru J41 designated connectors on the interface assembly, to the DC connector of a disk drive. Hence, each disk drive in the subsystem is separately connected to the controller by one such DC cable. The cable is illustrated in -Figure 4-6. For physical pin designations, see Figure 4-8. For electrical signal line/connector pin designations, refer to Table 4-10. For cable assembly number refer to Table 4-22.

4.3.4 Power Cabling

The PDC and DCI boards receive electrical power in Standard IS/1000 fashion, through edge connector P14, which on each-board is plugged into receptacle J14 of the common power bus in back of the card cage chassis.

Table 4-6. DCI Board, Edge Connector J11

Signal Name	Pin 1	No.	Ground	Signal Name	Pin	No.	Ground
atteno-1	4	3	GND	etten7–1	18	23	GND
ATTEN1-1	6	5	GMD	FDEVA1-1	24	27	CENID .
attem2-1	8	9	GND	FDEVA2-1	22		
ATTEN3-1	10	11	GND	FDEVA4-1	20	ļ	
atten4-1	12	15	GND	+12V (output)	28	ļ	
atten5-1	14	17	GND	+12V(output)	29		
atten6-1	16	21	GND	+12V (output)	30		
1		!			<u> </u>		<u> </u>

Table 4-7. DCI Board, Edge Connector J12

Signal Name	Pin 1	No.	Ground	Signal Name	Pin	No.	Ground
Busy-1	13	3	GND	onlin-1	4	27	GND
CKA2-1	22	5	JND.	PKCHG-1	14		
CKB2-1	24	9	GND	RDDAT-1	18		
CSRST-	26	11	GND	skinc-1	10		
DSERR-1	16	1.5	GND	SwPMTP-	25		
ENDCYL-1	7	17	GND	unsaf-1	8		
INDEX-1	6	21	GND	wcsen-1	12		
NOCLK-1	20	23	_GND				

Table 4-8. DCI Board, Edge Connector J13

Signal Name	Pin	No.	Ground	Signal Name	Pin	No.	Ground
CNTRL-1	24	3	GND	DBUS7-1	14	27	GND
DBUSO-1	4	5	GND	DBUS3-1	16	}	
DBUS1-1	6	9	GND	Finhck-1	25		
DBUS2-1	7	11	GND	STCYL-1	20		
DBUS3-1	8	15	GND	sthed-1	22		
DBUS4-1	10	17	GND	sync-1	26	ļ	
DBUS5-1	12	21	GND	wrtdat-1	18	l	
DBÚS6-1	13	23	GND		}	İ	
		ļ					
		L			l		

TO31S5-2UYQ-12




Figure 4-5. Signal Cable




Figure 4-6. DC Cable

Table 4-9. Signal Cable

Signal Name	Pin	No.	Ground	Signal Name	Pin	₩a.	Ground
DBUSO-	A	В	GNDA	gatten5-	AJ	AK	GNDAJ,
DBUS1-	С	D	GNDC	Gatten6-	al	АМ	GNDAL
Daus2-	E	F	gnde	Gattem7-	MA	AP	GNDAN
Dubs:3, -	H	J	GNDH	GATTEN- (Spare)	AR	AS	GNDAR
DBUS4-	K	L	GNDK	+5V	AT	AU	GNDAT
DBUS5-	M	N	GNDM	NOT USED	AV	AW	GNDAV#
DBUS6-	P	R	GNDP	CA001	AX	AY	GNDAX
DBUS7-	s	T	GNDS	CA002	AZ	BA	GNDAZ
NOT USED	ט	v	GNDU*	CA004	BB	BC	GNDBB
STCYL-	w	х	GNDW	CA008	BD	BE	GNDBD
STHED-	 ¥	z	GNDY	CA016	BF	ВН	GNDBF
CNTRL-	a	b	GNDa	CA032	BJ	BK	GNDBJ
MSELO-	c	Ģ	GNDc	CA064	BL	BM	GNDBL
MSEL1-	£	g	GND2	CAl28	BN	BP	GNDN
msel2-	h	i	GNDh	Busy-	BR	BS	GNDBR
MSEL3-	j	k	GNDj	onlin—	BT	BU	GNDBT
msel4-	m	n	GNDm	index-	BV	BW	GNDBV
msel5-	P	q	GNDp	unsaf-	BX	ВA	GNDBX
msel6-	r	s	GNDr	skinc-	BZ	CA	GNDBZ
MSEL7-	t	u	GNDt	endcyl-	CB	cc	GNDCB
MSEL- (Spare)	v	w	GNDv	PKCHG-	CD	CE	GNDCD
Gatteno-	ж	У	GNDx	wcsen-	CF	CH	GNDCF
Gatten1—	Z	A.	GNDz	HDEXT-	ರ	CR	SHGND
Gatten2-	AB	ÀC	GNDAB	CN TGND-	CK	cs	SHGND
Gatten3-	AD	AE	GNDAD	SP136V+	CM		
Gatten4-	ap	ah	GNDAF	36VOUT+	CL		

Table 4-10. DC Cable

Signal Name	Pin No.		Ground
WDATA-	5	3	DCGND
RDATA-	12	25	SHGND
ATTEN-	21	26	GND21
SELM-	22	27	GND22
MSEL-	23	28	GND23

The interface assembly derives its ac *power* through a cable which plugs into an appropriate 110 Vac power source. The interface assembly obtains *power* regulation via a two-wire cable connecting the J46 connector on the interface assembly chassis, to edge connector J12 of the nearest power regulator board.

The ac power distribution panel (PDP) has two power cables; one connects to a 110 Vac single phase, the other to a 208 Vac three phase power source.

The first disk drive in the disk subsystem is connected to the PDP via the AC cable. The ac cable is a 7-conductor cable which connects to the female bulkhead connector J1 on the PDP, and to the recessed male bulkhead connector AC IN on the disk drive. In a multiple spindle system, the voltages, input to the first drive must be propagated to the next drive(s) by shorter cable segments. In a multiple spindle system, the phase is also rotated from drive to drive. This phase rotation is accomplished within each drive by cross wiring the pins of the AC IN connector to those of the AC OUT connector within the disk drive.

Control of the ac distribution by the Power Sequence logic board is enabled by the dual conductor cable from the PDP to the J45 connector on the back panel of the interface assembly chassis. The ac cable is illustrated in Figure 4-7, the **power** regulator cable in Figure 4-4, and the power control cable in Figure 4-24. For physical pin designations, see Figure 4-8. For electrical signal/connector pin designations, refer to Tables 4-11, 4-12 and 4-13. The complete physical cable routing is given in Figure 4-9; for an illustration of the actual cabling see photograph in Figure 4-24. For cable assembly numbers, refer to Table 4-23.




Figure 4-7. AC Cable

4.3.5 Address Patching

The device address is coded by jumpering the patch modules in locations D7 and E8 on the PDC board, as shown in Figure 4-10a. (See also Appendix C, engineering drawing 300337, sheet 21). For a ONE bit code jumper the odd numbered input pin (DA00+ thru DA05+) to the corresponding output pin (ADA00+ thru ADA05+). For a ZER0 bit code, jumper the even numbered input pin (DA00-1 thru DA05-1) to the corresponding output pin (DA00+ thru DA05+).

4.3.6 Interrupt and ICI Patching

The interrupt level is coded by jumpering the patch module in location A10 of the PDC board, as shown in Figure 4-10b. (See also Appendix C, engineering drawing 300337, sheet 21). The level is determined by jumpering input term INTR-1 on pin 1 to any one of the output pins 5 thru 13. According to which output pin is selected, term INTR-1 will become term INT08- thru INT15-.

The ICI is coded by jumpering the patch modules in locations A11 and A12 of the PDC board, as shown in Figure 4-10c (see also Appendix C, engineering drawing 300337, sheet 21). The ICI must be enabled by wiring pin 3 to pin 4 on either module. The interrupt level is selected by input term ICIDAT- on pin 1 of both modules,




Figure 4-8. Connector Pin Numbering

Table 4-11. AC Cable

Signal Name	Pin	No.	Ground
208 VAC	A		
208 VAC	В		
208 VAC	С	G	Ground

Table 4-12. Power Regulator Cable

Signal Name	Pin No.	Ground
KVCTLFP	13	
KVCTLPS	14	

Table 4-13. Power Control Cable

Signal Name	Pin No.	Ground
12 VAC	12	
12 VAC	14	




Figure 4-9. IS/1000 Magnetic Disk System, Cabling Layout

to either pin 5 thru 13 of the patch module in location A12 to bring up interrupt term DIB00- thru DIB07-, or to pin 4 thru 13 of the patch module in location A11, to bring up term DIB08- thru DIB15-.

4.3.7 DMA Priority

The DMA priority is coded by jumpering the patch module in location B8, as shown in Figure 4-10d (see also Appendix C, engineering drawing 300337, sheet 28). The DMA priority must be wired in whenever the disk controller shares the DMA channel with **another** DMA using controller.

DMA priority level 1 is coded by jumpering pin 13 to pin 1 and pin 12 to pin 2.

DMA priority level 2 is coded by jumpering pin 13 to pin 2 and pin 12 to pin 3.

DMA priority level 3 is coded by jumpering pin 13 to pin 3.

4.3.8 Patching For Number-of-Drives Indication

If the Magnetic-Disk Subsystem comprises less than five disk drives, a single Simplex card (inserted in slot 22 of the Interface Assembly Card File) suffices, and the patch module in location B6 of the IOL card (slot 16 in the Card File), must be jumpered accordingly, (see Figure 4-10e). If the Magnetic Disk Subsystem comprises *more* than four disk drives, a second Simplex card must be added (inserted in slot 23 of the Interface Assembly Card File).

If the subsystem contains from five to eight disk drives, no patching is necessary. If the subsystem comprises from one to four disk drives, *jumper* the following pins:

- Pin 3 to pin 12.
- Pin 4 to pin 11.
- Pin 5 to pin 10.
- Pin 6 to pin 9.

4.3.9 Drive Type Recognition Patching

Whether the magnetic disk subsystem comprises model 114 or model 213/215 disk drives, must be indicated by jumpering the patch module in location B10 of the DCI board accordingly, as shown in Figure 4-10f.

For model 114 disk drives, jumper pin 3 to pin 11.

For models 213 and 215 disk drives, jumper pin 5 to pin 11.




Figure 4-10. Patching

4.4. SERVICING

The design of the IS/1000 system provides for easy access to the logic boards cards, and facilitates dynamic, in-system testing. The following paragraphs describe replacement testing procedures and of controller assemblies. the various

WARNING

Before attempting removal or installation of any assembly or component, ensure that all electrical power is removed from the units and the chassis to prevent possible personal injury or equipment damage.

Due care should be exercised at all times when handling the various units during removal, installation and testing of same.

4.4.1 Board Removal

The PDC and DCI boards can be removed as follows: (See Figure 4-11):

- a. Turn off electrical power by setting the OFF/ON/LOCK key-operated switch on the processor control panel to OFF.
- b. If removal of the *processor* control panel is required, first unscrew one of the knurled thumbscrews holding the panel to the *chassis*. Then, with one hand holding the panel assembly for support, unscrew the other thumbscrew.
- c. While holding the processor control panel assembly with one hand, carefully disconnect the three flat ribbon cables from the J1, J2 and J3 edge connectors, and the *power* regulator cable from J7.
- d. Place the processor control panel on a suitable, soft, preferably cushioned surface.
- e. In front, remove the flat ribbon cable from edge connector J3 of PDC. and DCI boards alike. For the PDC board, additionally remove the internal interface cables from edge connectors J1 and J2.
- f. In back, loosen with a screwdriver the six screws securing the device interface control cables to edge connectors J11, J12, and J13 of the DCI board and disconnect the cables.
- g. In front, loosen and remove screws holding the logic board retaining strip to the left inside wall of the card cage. Remove the retaining strip.




Figure 4-11. Card Cage and PCP Assembly.

- h. From the front of the chassis, pull the board to be removed forward with evenly applied controlled force, until the power edge connector P14 disengages from the backplane power supply bus. Gently slide the board out of the chassis.
- i. Place the board on a suitable, soft, preferably cushioned surface, or put in an appropriate container.
- j. If applicable, re-install the board retaining strip.
- k. If applicable, re-install the processor control panel, per procedural steps k and l of Board Installation paragraph 4.4.2.

4.4.2 Board Installation

The PDC and IOC boards can be installed as follows:

- a. Turn off electrical power by setting the OFF/ON/Lock keyoperated switch on the processor control panel, to OFF.
- b. If applicable, remove processor control panel following procedural steps b, c and d of Board Removal paragraph 4.4.1.
- c. If applicable, remove the logic board retaining *strip* according to step g of the Board Removal paragraph 4.4.1.
- d. From the front, guide the board into the appropriate chassis slot, ensuring that the board properly engages the guide rails on both sides of the chassis.
- e. Gently slide the board into the chassis until the power edge connector P14 contacts the power supply bus J14. Sliding action should be smooth. If an *obstruction is* encountered, do *NOT* force board insertion; instead, remove board and investigate problem.
- f. With controlled *force* push the board back into the chassis, until J14 fully engages P14 and the board is completely contained within the chassis.
- g. Replace the board retaining strip against the left inside wall of the chassis, and fasten with screws.
- h. Clean all connectors that have been handled with a cotton swab dipped in Freon TP or denatured alcohol.
- i. In front, connect the flat ribbon cable to edge connector J3 of PDC and DCI boards alike. For the PDC board, also connect the two internal interface cables to edge connectors J1 and J2.

- j. In back, connect the device interface control cables from the device interface assembly connectors J31, J32 and J33, to edge connectors J11, J12 and J13 of the IOC board, respectively. Secure the cable connectors to the IOC board, by fastening the connecter side screws.
- k. If required, support the processor control panel with one hand, carefully connect the three flat ribbon cables to the J1, J2 and J3 edge *connectors*. Connect the power regulator cable from the power regulator board to J7.
- 1. Place the processor control panel in position against the card cage chassis, and secure by fastening the two thumbscrews on both sides of the panel.

4.4.3 Board Test

The PDC or DCI board, when suspect of intermittent failure, can be dynamically tested within the system by placing the board in the test slot, location 1 of the card cage *chassis*. The signal cabling can be temporarily modified if necessary, through the use of test cables (refer to Table 4-23 for assembly number), as shown in Figure 4-12. The chassis slides out and the top cover plate is removed for complete access to the logic board.




Figure 4-12. Test Cable Connection

The **PDC** board is shown in Figure 4-13; the DCI board is shown in Figure 4-14. The boards are viewed from the component side. The physical pin designations of the edge connectors are also shown. Note that the 30-pin connectors are odd numbered on the component side and even on the etch side of the boards. The 50-pin connectors are numbered in reverse, even on the component side, odd on the etch side. The electrical pin designations are listed alphabetically by mnemonic in Tables 4-2 through 4-4 for the PDC board, and in Tables 4-5 through 4-8 for the DCI board. For numerical by pin number signal assignments refer to sheet 4 of engineering drawings 300337 and 300352, respectively, in Appendix C.

For a test set-up of either the PDC or DCI board, proceed as follows:

- a. Turn off electrical power by setting the OFF/ON/LOCK key operated switch on the processor control panel, to OFF.
- b. Temporarily *remove* the processor control panel per procedural steps b, c and d of Board Removal paragraph 4.4.1.
- c. Remove all cabling in front and rear of the board to be tested, per procedural steps e and f of Board **Removal** paragraph 4.4.1.
- d. Remove the board retaining strip securing the board in position.
- e. From the front of the chassis, pull the board to be tested forward with evenly applied controlled force, until the power edge connector P14 disengages from the **backplane** power supply bus. Gently slide the board out of the chassis.
- f. Insert the board into the test slot, i.e., the number 1 (top) board position in the chassis, right above the CPU control board. Slide the board in all the way until the power edge connector P14 contacts the power supply bus P14. With controlled force push the board back into the chassis until J14 fully engages P14 and the board is completely contained within the chassis.
- g. Loosen and remove the screws securing the card cage chassis to the cabinet frame.
- h. Recable the boards per procedural steps h, i, and j of Board Installation paragraph 4.4.2.
- i. Re-install the processor control panel per procedural steps k and 1 of Board installation paragraph 4.4.2.
- j. Pull the card cage forward and all the way out.
- k. Loosen the six quarter-turn fasteners holding the top cover to the chassis, and remove top cover. The board to be tested is now completely accessible and can be tested under operational conditions.




Figure 4-13. PDC Board Component Layout




Figure 4-14. IOC Board Component Layout

4.4.4 Card Removal

All cards in the card file can be removed as follows:

- a. Turn off electrical power by setting the OFF/ON/LOCK key operated switch on the processor control panel to OFF.
- b. If applicable, open the front door or front cover.
- c. With both hands, grasp the card to be removed, firmly between thumb and index finger of each hand at top and bottom at the front edge.
- d. Evenly apply controlled force to pull the card forward and out of the edge connector.
- e. After the edge connectors disengage, slide the card gently out of the card slot.

4.4.5 Card Installation

All cards can be installed into the card file as follows:

- a. Turn off electrical power by setting the OFF/ON/LOCK key operated switch on the processor control panel to OFF.
- b. If applicable, open front door or front cover.
- c. Guide the card into the appropriate card slot, ensuring that the card properly engages the top and bottom guide rails.
- d. Gently slide the card into the chassis until the edge connector contacts the edge connector receptacle.
- e. With controlled force push the card back into the chassis until it is fully seated in the edge connector receptacle.

4.4.6 Card Test

All cards in the card file, when suspect of intermittent failure, can be dynamically tested within the system, by extending the card outside the card file chassis, as **shown** in Figure 4-15. **This** can be accomplished as follows:

- a. Turn off electrical power by setting the *OFF/ON/LOCK* key operated switch on the processor control panel to OFF.
- b. If applicable, open the front door or front cover.
- c. Remove card to be tested using steps c, d, and e of Card Removal paragraph 4.4.4.




Figure 4-15. Card Test Set-up

- d. Insert extender card, assembly number 101158, into location of the just removed card, using steps c, d and e of Card Installation paragraph 4.4.5.
- e. Insert card to be tested into the edge connector receptacle at front edge of the extender card. The card to be tested is now completely accessible and can be tested under operational conditions.

The IOL (interface logic) card is shown in Figure 4-16, the PLO (phase locked oscillator) card in Figure 4-17, the SMX (simplex) and MUX (multiplex) cards in Figures 4-18 and 4-19 respectively, and the **PSQ** (power sequencer) card in Figure 4-20. Figure 4-21 shows the extender card, which is used to test any of the other cards.

The cards **are** all viewed from the component side. The physical pin designations of the edge connectors are also shown. As can be seen the 80-pin edge connectors are odd numbered on the component side and even on the etch side of the cards.

The electrical pin designations, i.e., logic signal name and ground pin assignments, are listed alphabetically by mnemonic in **Tables** 4-14 through 4-22. For numerical by pin number signal assignments, refer to engineering drawings 300112, 300332, 300333, 300334 and 300364, in Appendix C.

(513 INFORMATION SYSTEMS




Figure 4-16. Interface Logic Card Component Layout




Figure 4-17. Phase Locked Oscillator Card Component Layout




Figure 4-18. Simplex Card Component Layout




Figure 4-19. Multiplex card Component Layout




Figure 4-20. Power Sequence Card Component Layout




Figure 4-21. Extender Card

4-32

Table 4-14. IOL Card, Edge Connector J1

Signal Name	Pin	No.	Ground	Signal Name	Pin No.	Ground
CKA2-	64	4	GND	ONOTRY-	55	
CKB2-	65	72	GND	OWTDAT-1	11	
CNTRL-1	47	74	GND	RDDATO+	23	
DBUS5-1	46	76	GND	RDDAT1+	17	
DMSELO+	51			RDDAT2+	18	:
DMSEL1+	52			RDDAT3+	` 24	· ·
DMSEL2+	53			RDDAT4+	31	
DMSEL3+	50		1	RDDAT5+	32	
DMSEL4+	49			RDDAT6+	38	
DMSEL5+	58			RDDAT7+	37	
DMSEL6+	57			RDDAT-1	66	
DMSEL7+	48			SEPCK+	68	
DSERR-1	63			SEPONE-	13	
DSLDM0+	21			SRDDATO-	22	
DSLDM1+	20			SRDDAT1-	19	
DSLDM2+	15	į		SRDDAT2-	14	
DSLDM3+	25			SRDDAT3-	26	
DSLDM4+	30			SRDDAT4-	29	
DSLDM5+	33	1 1		SRDDAT5-	34	
DSLDM6+	39			SRDDAT6-	40	
DSLDM7+	36			SRDDAT7-	35	
ENWROS+	27	ł		SYNC-1	45	
FDEVAL-1	61	,		VFO+	54	
FDEVA2-1	60			WRTCK-	43	
FDEVA4-1	59			WRTDAT+	12	
FINHCK-1	28			wrtdat-1	44	
FLIP-	62			XTAL+	56	
PSEP-	41	ŀ		+5V	73	ĺ
FSEP+	42	[+5V	75	
NOCK-1	67			+5V	77	
				1		

Table 4-15 PLO Card Edge Connector J1

Signal Name	Pin	No,	Ground	Signal Name	Pin	No.	Ground
OWTDAT+1	38	76	GND	SRDDAT5-	58		
OWTDAT-1	50			SRDDAT6-	56		
ENWROS+	24			SRDDAT7-	54		
PLIP-	30			SEPCK+	42		
FSEP+	25			SEPCK-	36		
PSEP+	33			SEPONE+	46		
ONOTRY+	27			Sepone-	44		
ONOTRY-	32			VFO+	67		
SRDDATO-	68			VFO-	48		
SRDDAT1-	66			wrtck-	22		
SRDDAT2-	64			XTAL+	20		
SRDDAT3-	62			+5V	77		
SRDDAT4-	60			+10V	80		
					4		GND

Table 4-16. PSQ Card, Edge Connector J1

Signal Name	Pin No.	Ground	Signal Name	Pin No.	Ground
CNTRST	67		WCNTGD~	61	
СОМ	4		WINDEXT-	63	
COM	76		-3Vđc	5	
KVCTL+	49		12Vac	46	
KVCTL-	25		12Vac	44	
SWPMTP-	65				
		}			

Table 4-17. SMX Card, Edge Connector J1, Card Slot 22

Signal Name	Pin	No.	Ground	Signal Name	Pin	Wo.	Ground
DSLDMO+	8	4	GND	SELM2-	34	33	GND
DSLDM1+	18	7	GND	SELM3∸	44	35	GND
DSLDM2+	28	9	GND	WDAT+	56	37	GND
DSLDM3+	38	11	GNT)	WDAT+	58	39	GND
RDATAO-	12	13	GND	WDA'T+	60	41	GND
RDATA1-	22	15	GND	WDAT+	62	43	GMD
RDATA2-	32	17	GND	WDATAO-	16	45	GMD
RDATA3-	42	19	GND	WDATA1-	26	55	GND
RDDATO+	10	21	GND	WDATA2-	36	57	GND
RDDAT1+	20	23	GND	WDATA3-	46	59	GND
RDDAT2+	30	25	GND	+5V	73	61	GND
RDDAT3+	40	27	GND	+5V	75	76	GND
SELMO-	14	29	GND	+5V	77		
SEIM1-	24	31	GND				

Table 4-18. SMX Card, Edge Connector J1, Card Slot 23

Signal Name	Pin No.		Ground	Signal Name	Pán No.		Ground
DSLDM4+	8	4	GND	SELM6-	34	33	GMD
DSLDM5+	18	7	GND	Selm7—	44	35	GMD
DSLDM6÷	28	9	GNID	WDAT+	56	37	GND
DSLDM7+	38	11	GND	WDAT+	58	39	CB4D
RDATA4-	12	13	GND	WDAT+	60	41	GND
RDATA5-	22	15	GND	WDAT+	62	43	GND
RDATA6-	32	17	GND	WDATA4-	16	45	GND
RDATA7-	42	19	GND	WDATA5-	26	55	GND
RDDAT4+	10	21	GND	WDATA6-	36	57	GND
RDDAT5+	20	23	GND	WDATA7-	46	59	G\$4D
R7DAT6+	30	25	⊊ND	+5V	73	61	GND
RDDAT7+	40	27	GND	+5V	75	76	GND
Seim4-	14	29	GND	+5V	77		
Selm5-	24	31	GND		'		

Table 4-19. MUX Card, Edge Connector J1, Card Slot 18

.Signal Name	Pin No.		Ground	Signal Name	Pin No.		Ground
ATTENDO-1	36	4	GND	DBUS3-1	56	37	GND
ATTEN1-1	34	11	GND.	DMSELO+	66	39	GND
BUSY-	18	13	GND	DMSEL1+	68	49	GND
Busy-1	32	15	GND	Gatteno-	22	51	GND
CA001-	26	17	GND	Gatten1-	20	53	GND
CA002-	24	19	GND	HDEXT-	14	55	GMD .
CA004-	12	21	GND	HDEXT-1	40	57	GND
DBUSO-	28	23	GND	mselo-	60	59	GND
DBUS1-	30	25	GND	MSEL1-	58	63	GND
DBUS2-	64	27	GND	onlin-	16	65	GND
DBUS3-	62	29	GND	onlin-1	38	67	GND
DBUSO-1	50	31	GND	+5v	73	76	GND
DBUS1-1	52	33	GND	+5V	75		
DBUS2-1	54	35	GND	+5V	77		

Table 4-20. MUX Card, Edge Connector J1, Card Slot 19

Signal Name	Pin	No.	Ground	Signal Name	Pin	No.	Ground
ATTEN2-1	36	4	GND	DMSEL2+	66	35	GND
ATTEN3-1	34	11	GND	DMSEL3+	68	37	GND
CA008-	26	13	GND	Gatten2-	22	39	GND
CA016-	24	15	GND	Gatten3-	20	49	GMD
CA032-	12	17	GND	INDEX-	18	51	GND
DBUS4-	28	19	GND	INDEX-1	32	53	GND
DBUS5-	30	21	GND	MSEL2-	60	57	GND
DBUS6-	64	23	GND	MSEL3-	58	59	GND
DBUS7-	62	25	GND	unsaf-	16	63	GND
DBUS4-1	50	27	GND	UNSAF-1	38	65	GND
DBUS5-1	52	29	GND	+5V	73	67	GND
DBUS6-1	54	31	GND	+5V	75	76	GND
DBUS7-1	56	33	GND	+5V	77		
					ļ		

Table 4-21. MUX Card, Edge Connector J1, Card Slot 20

Signal Name	Pin	No.	Ground	Signal Name	Pin No.		Ground
ATTEN4-1	36	4	GND	Gatten5-	20	37	GND
ATTEN5-1	34	11	GND	MSEL4-	60	39	GND
CA064-	26	13	GND	MSEL5-	58	49	GND
CA128-	24	15	GND	SKINC-	18	51	GND
CA256-	12	17	GND	SKINC-1	32	53	GND
CNTRL-	62	19	GND	STCYL-	30	55	GND
CNTRL-1	56	21	GND	STCYL-1	52	57	GND
DBUS8-	28	23	GND	STHED-	64	59	GND
DBUS8-1	50	25	GND	STHED-1	54	61	GND
DMSEL4+	66	27	GND	+5V	73	63	GND
DMSEL5+	68	29	GND	+5V	75	65	GND
ENDCYL-	16	31	GND	+5V	77	67	GND
ENDCYL-1	38	33	GND			76	GND
GATTEN4-	22	35	GND				

Table 4-22. MUX Card, Edge Connector J1, Card Slot 21

Signal Name	Pin	No.	Ground	Signal Name	Pin No.		Ground
ATTEN6-1	36	4	GND	+5V	77	37	GND
ATTEN7-1	34	11	GND			39	GND
DMSEL6+	66	13	GND			49	GND
DMSEL7+	68	15	GND			51	GND
GATTEN6-	22	17	GND			53	GND
GATTEN7-	20	19	GND	:		55	GND
MSEL6-	60	21	GND			57	GND
MSEL7-	58	23	GND			59	GND
PKCHG-	18	25	GND			61	GND
PKCHG-1	32	27	GND			63	GND
WCEN-	16	29	GND			65	GND
WCEN-1	38	31	GNID			67	GND
+5V	73	33	GND			76	GND
+5V	75	35	GND				

TO31S5-2UYQ-12

From one to thirty-two test points, designated as TP1 through TP32, are available on the outer edge of each card on the component side.

As can be seen from Figure 4-21, the Extender card provides straight one-for-one signal propagation from the socket in the chassis slot, to the card under test.

4.4.7 Interface Assembly Removal

The Interface Assembly is shown in Figure 4-22. Refer also to Figure 4-24, where necessary, for an illustration of the cable and connector locations, when performing the cable connect/disconnect installation and removal steps.

- a. Turn off electrical power by setting the OFF/ON/LOCK key operated switch on the processor control panel to OFF.
- b. If applicable, open front and rear doors or covers of the cabinet.
- c. Disconnect the power cable going to the *Power* Distribution Box (PDB), from the 110 Vac switched outlet on the *PDB*.
- d. Disconnect the ac control cable (Figure 4-7 and 4-9) from J45. Release connector by holding it between thumb and index finger, **pressing** forward on the forward slanted lip with thumb, and backward on the backward slanted lip with index finger. Then remove by evenly pulling the plug backward.




Figure 4-22. Interface Assembly

- e. Disconnect the power regulator cable (Figure 4-4 and 4-9) from J46. Release and remove connector as described in preceding step d for the ac control cable.
- f. Disconnect any DC cable(s) from J34, J35, J36, J37, J38, J39, J40 or J41 (Figure 4-6 and 4-9). Disconnect the cables(s) as follows:
 - With a flat screwdriver, loosen the retaining screw on the back of the connector bulkhead.
 - With one hand cupped under the connector bulkhead for support, rotate the retaining screw counter-clockwise with the **other** hand.
 - Hold and guide the cable and connector so that the Connector and receptacle faces remain parallel to each other while separating. This prevents pins from bending and other connector damage from occurring.
- g. Disconnect the three interface control cables (Figure 4-4 and 4-9) from connectors J31, J32 and J33. Disconnect each cable following the procedure given in the preceding step f for removal of the dc cable.
- h. Disconnect the signal cable (Figure 4-5 and 4-9) from connector J42. Disconnect the cable as *follows:*
 - With a long narrow flat screwdriver, loosen and turn the bottom retaining screw one full turn counterclockwise.
 - Repeat for the top retaining screw.
 - Continue to alternately turn each screw one full turn counterclockwise until the bottom screw completely disengages.
 - Hold the cable and connector bulkhead steady with one hand while turning the top retaining screw counterclockwise until it too completely disengages.

This enables the **connector** to separate from the receptacle in an even manner, with connector and receptacle faces remaining parallel with each **other**, thus preventing pin bending and other *connector* damage, which may later become the source of hard to diagnose intermittent failures.

NOTE: It is recommended that the next step be performed by two persons.

i. With a Phillips screwdriver, loosen and remove the screws attaching the sliding rails in front and rear of the cabinet, to the frame. During removal of the screws, another person should assist in holding and supporting the chassis to prevent it from dropping. The chassis can then be lifted out of the cabinet.

4.4.8 Interface Assembly Installation

The interface assembly (Figure 4-22) can be installed as follows:

- a.. Turn off electrical power by setting the OFF/ON/LOCK key operated switch on the processor control panel to OFF.
- b. If applicable, open front end **rear** doors or covers of the cabinet.

NOTE: It is recommended that the next step be performed by two persons.

- c. Position the chassis in the cabinet at the desired height. Fasten the sliding rails in front and rear of the cabinet, to the cabinet frame.
- d. Connect the signal cable (Figure 4-5 and 4-9) to connector J42. Connect the cable as follows:
 - Place the connector bulkhead in position, opposite and as close as possible to the connector receptacle, holding and supporting the connector bulkhead with one hand so that its face is parallel with that of the receptacle.
 - With a long narrow flat screwdriver, engage the top retaining screw and turn it one full turn clockwise.
 - Repeat for the bottom retaining screw.
 - Continue to alternately turn each screw one full turn clockwise, until the two connector halves are fully engaged. Gently tighten each screw with an additional quarter turn.

This enables the connector to engage the receptacle as straight and evenly as possible, thus preventing pin bending and connector damage due to uneven stresses.

- e. Connect the three interface control cables (Figure 4-4 and 4-9) coming from DCI board *connectors* J11, J12 and J13, to connectors J31, J32 and J33 respectively. Connect each cable as follows:
 - With one hand, hold and guide the connector so that it is precisely aligned with the receptacle for straight forward movement.
 - With the other hand, turn the knurled screwhead knob on the back of the **connector** bulkhead clockwise until the **connector** fully engages the receptacle.
 - Tighten by turning the knurled screwhead a quarter turn with a screwdriver.

- f. Connect every dc cable to either J34, J35, J36, J37, J38, J39, J40 or J41 (Figures 4-6 and 4-9). Connect each cable following the procedure given in the preceding step e.
- g. Connect the ac control cable (Figure 4-9) from the AC *power* distribution panel, to J45, **by** simply pressing it onto the receptacle.
- h. Connect the *power* regulator cable (Figure 4-4 and 4-9) from the power distribution board, to J46, by simply pressing it onto the receptacle.
- i. Connect the power cable to the 110 Vac switched outlet of the Power Distribution Box.

4.4.9 AC Power Distribution Panel Removal

The AC Power Distribution Panel is shown in Figure 4-23. Refer also to Figure 4-24, where necessary, for an illustration of the power control cable connection to the Interface Assembly chassis.

- a. Turn off electrical **power** by setting the OFF/ON/LOCK key operated switch on the processor control panel to OFF.
- b. If applicable, open the back door or cover.
- c. On the PDP, place the ON/OFF switch in the OFF position.




Figure 4-23. AC Power Distributor Panel




Figure 4-24. Cabling System

- outlet
- d. Unplug the 208 Vac, three phase power cable from outlet receptacle.
- e. Unplug the 110 Vac, single phase power cable from Power Distribution Box.
- f. Disconnect the AC control cable going to the interface assembly, from the J45 connector on the interface assembly (Figure 4-9).

- g. Disconnect the AC cable (Figure 4-9) going to the disk drive by holding the connector bulkhead with one hand, gently pulling it outward while rotating the retaining ring counterclockwise until the cable can be removed.
- h. With a Phillips screwdriver, loosen and remove the four Phillips head screws securing the PDP to the frame.

4.4.10 AC Power Distribution Panel Installation

The AC power distribution panel (PDP) can be installed as follows:

- a. Turn off electrical power by setting the OFF/ON/LOCK key operated switch on the processor control panel to OFF.
- b. If applicable, open the back door or cover.
- c. On the PDP, place the ON/OFF switch in the OFF position.
- d. Position the PDP in place at the desired height and fasten with four screws.
- e. Connect the AC cable (**Figure** 4-7) by inserting the bulkhead connector into the AC receptacle or the PDP, then fastening it by turning the retaining ring clockwise until tight.
- f. Connect the AC control cable (Figure 4-9) to the J45 connector on the interface assembly.
- g. Plug the 110 Vac power cord into the power outlet on the power distribution box (PDP).
- h. Plug the 208 Vac power cord in an appropriate power outlet.

4.5 PACKING AND UNPACKING

The logic boards and cards are shipped in a cardboard container, fully insulated with convoluted foam. To prevent damage to either boards or cards, care must be taken when removing them from the container, or when preparing them for shipment. When shipping, ensure that the insulation (convoluted foam or equivalent) and container are fully protective. A listing of parts and assemblies most likely to be needed for ordering or re-ordering, is given in Table 4-23.

Table 4-23. Useful Part Numbers (Sheet 1 of 2)

		Part
Item	Description	Number
Disk Pack	Eleven disks, 20 surfaces	350103
Cable assembly	AC, 25 feet	350174
Cable assembly	AC, 6 feet	350175
Cable assembly	DC, 25 feet	350305
Cable assembly	Interface control	103999
Cable assembly	Power Regulator	102651
Cable assembly	Signal, 25 feet	350176
Cable assembly	Signal, 6 feet	350177
Cable assembly	Test	102156
Terminator		350306
Jack Screw	Male, fixed	850108
Jack screw	Male, floating	880150
Jack screw	Female, fixed	850107
Jack screw	Female, floating	880149
Shrink Tubing		770089
Interface Assembly		103982
Line Cord	110 Vac, single phase	850046
Power Supply	5 Vdc, 5A	350045
AC Power Distribution Panel		101335
Line Cord	110 Vac, single phase	850046
Line Cord	208 Vac, three phase	770086
Cable assembly	Power control	850024
Circuit breaker		870027
Power Rectifier	Standard and Extended Chassis	102075
Power Rectifier, Booster	Extended Chassis	103079

Item	Description	Part Number
Logic Board	Regulator	101777
Logic Board	Regulator, Booster	103076
Cable Assembly	Power Rectifier to Power Regulator Board	102070
Fuse	la, Slo blo	860015
Fuse	3 A	860004
Puse	8 A	860020
Fuse	10 A	860002
Logic board	Programmable Device Controller Type II	104104
Crystal	PDC oscillator	870063
Logic board	Disk Controller Interface	104095
Logic card	Interface logic	103966
Logic card	Multiplex logic	103968
Logic card	Simplex Logic	103970
Logic card	Phase Locked Oscillator	101340
Crystal	PLO oscillator	350036
.ogic card	Power Sequencer	103979
Rea '	DPDT, 5A - PSQ Card	870025
Switch	SPDT - PSQ card	870047
てだる	Retaining - PSQ card	350146
Transistor	2N3725 - PSQ card, Ql, 2, 3	810002
Diode	PSQ card, CR 6, 7, 8, 9, 11, 12	810006
Diode	PSQ card, CR 1, 2, 3, 4, 5, 10, 13	810010
PC Card	Extender Board	101158
	I	I

SECTION 5 MAINTENANCE

5.1 GENERAL

This section provides information to aid in both preventive and corrective maintenance. The corrective maintenance information in this section is for the purpose of failure isolation, and correction of equipment malfunction to the extent of replacement of the malfunctioning assemblies.

The controller units covered in this manual are:

- Logic boards.
- Logic cards.
- Interconnecting cables.
- Power Supply.
- Power Distribution Panel
- Interface Assembly

When in this section, reference is made to manuals supplied with the equipment, the other manuals supplied depend on the system configuration. All applicable manuals and system support maintenance drawings are sent with the support documentation.

5.1.1 Service Reports and Usage Logs

Service reports should be kept to establish a case history for each unit. When these records are kept up to date and contain all particulars of each failure or malfunction, time of incidence, and diagnostic and corrective work performed on the unit, they become a useful reference for future repairs.

A usage log to record daily service, service duration and, if applicable, programs run, is also recommended. Such a log provides a record of preventive maintenance periods and establishes a workable MTBF (mean-time-between-failures) indicator. By recording the type and time of the application programs run, patterns of repetitive failures during certain types of programs can be pin-pointed when present.

5.2 PREVENTIVE MAINTENANCE

Preventive maintenance involves correct installation, periodic inspections, testing and verification of proper operation and normalcy of operating conditions. Aiding an effective and efficient preventive maintenance program are the aforementioned usage logs and service reports, which provide timely indications of performance trends and failure patterns, should they develop.

The following paragraphs describe procedures for checking and maintaining proper operation and operating conditions.

5.2.1 Periodic Maintenance

Table 5-1 is a preventive maintenance checklist that should be followed at the specified intervals to ensure that equipment operation and operating conditions are, and remain within tolerance range.

5.2.2 Power Supply Voltage Measurement

Power Supply voltage levels can be measured at the test points on the left-hand front edge of the **Regulator board see** Figure 5-1 for test point location and pin designations; refer to Table 5-2 for test parameters. Alternately, voltage levels can be measured at the common power bus, through test openings provided in the upper left-hand *corner* of the back panel of the chassis; see Figure 5-2 for test point location and pin designations; refer to Table 5-3 for test parameters.

5.2.3 Logic Voltage Level Measurement

With a calibrated oscilloscope or voltmeter, measure the logic voltage levels as follows:

- Good high logic-level indication is from +2.4 Vdc to +5.0 Vdc. If the high logic level indicates less than +2.4 Vdc, a faulty logic element must be suspected.
- Good low logic-level indication is from 0.0 Vdc to +0.5 Vdc. A low logic level slightly greater than +0.5 Vdc, is normally due to an OR tie. If a low logic level is indicated without the measured signal being OR tied, a faulty logic element must be suspected.

5.3 CORRECTIVE MAINTENANCE

The following paragraphs provide information to aid in troubleshooting and isolating system failures. Correction of these system failures is by replacement of the malfunctioning unit or assembly.

5.3.1 Failure Isolation

Perform the following preliminary tests and checks in the sequence given:

- Check switches and controls on all units to verify that all settings are correct for the application in which the failure has occurred.
- Check all I/O and power connectors to ensure that all connectors are fully seated in or on *the proper* receptacles.
- Verify that all units are connected to a proper power source.
- Verify that power is present and of correct magnitude, i.e., all voltage levels are as listed in paragraph 5.2.2.

Table 5-1. Preventive Maintenance Checklist

Task	Interval	Procedure
Perform system level tasks.	As specified,	Refer to GTE/IS manual A0003.
Inspect cables.	4 months.	Look for frayed cables and wires. Check to be sure that no wires are squeezed between structural members. Inspect connectors for damage.
Inspect resistors.	12 months	Discoloration of coding bands or loss of coating indicates abnormal power dissipation; remove resistor and m asure resistance.
Clean connectors.	12 months.	Dissipe and wipe away grease choosits with a cotton swab dipped on Freon TF or alcohol. All con- nectors are gold plated and must not be burnished.
Clean chassis.	Regular overhaul periods.	Wipe the chassis interior and exterior with a cloth moistened with Freon TF or alcohol. Remove dust with a vacuum cleaner.
Measure power supply voltage.	12 months or during troubleshooting periods.	Test points and expected values are given in paragraph 5.2.2.
Execute performance test.	As required.	Execute the performance test given in section 5 after maintenance has been performed or after the controller has been idle for an extended period of time.
Power isolation.	As required.	There should be at least 2 ohms resistance between +5 Vac and GND. There should be at least 1 megohm resistance between +5 Vdc and chassis.
System Reset.	As required.	Ascertain that application of ground to the SRST- signal resets all applicable flip-flops as designated in the logic diagrams (see Appendix A).
Software Tests.		Ascertain that all applicable tests described in Section 5, run successfully.




Figure 5-1. Power Regulator Board, Test Points

Table 5-2. Regulator Board Test Points

Test Point	Output	Test Point	Output
1	+4 Vdc	14	+7.5 Vdc
2	+2 Vđc	15	+5.5 Vdc
3	+5.3 Vdc (CTRL)	16	GROUND
4	+3 Vdc (VCDc)	17	GROUND
5	0 Vdc	7.8	-4.3 Vdc
6	0 Vdc	19	-6.3 Vdc
7	0 Vdc	20	-12 Vdc (raw)
8	+4 Vdc	21	÷7 Vđc
9	-12 Vdc (regulated)	22	+5.5 Vdc
10	+5 Vdc (regulated)	23	+4 Vdc
11	+12 Vdc (regulated)	24	GROUND
12	GROUND	25	+5V (raw)
13	+12 Vdc (regulated)		

(II) INFORMATION SYSTEMS




Figure 5-2. Chassis, Test Points




Figure 5-3. Extended Chassis, Test Points

TO31S5-2UYQ-12

Table 5-3. Chassis Backpanel Test Points

Test Point	Output
+5V	4.5 to 5.5 Vdc
-12V	-11.4 to -12.6 Vdc
+12V	11.4 to 12.6 Vdc
PFR (power failure reset)	5 Vdc (normal)
RESET (master reset)	5 Vdc (normal)
60 Hz (60 Hz clock signal)	60 Hz
GRD	GROUND

5.3.2 Failure Analysis

Three types of failures can occur:

- 1. Mechanical failures.
- 2. Electrical failures.
- 3. Software failures.

5.3.2.1 Mechanical Failures

Broken wires, damaged components, loose connectors, etc., are self-indicative of the required solution. Refer to the appropriate engineering drawings supplied with the equipment, for component identification and wire routing data.


5.3.2.2 Electrical Failures

Incorrect signals from peripheral equipment must be diagnosed and corrected using the manuals supplied with the equipment. Input signals and their source are shown in the logic diagrams and cable connector tables.

5.3.2.3 Software Failures

Failures occurring during the execution of programs, must be analyzed as follows:

If a test program loads and executes without error indications, the application program(s) are likely to be at fault. Unless the application program has executed properly before, the application program must be suspected of causing the failure. If it is desired to ascertain this with a higher degree of certainty, the failure causing segment of the program may be found through the progressive insertion of branch instructions



If a test program does not load properly or if execution of the test program leads to gross error indications and/or erratic performance, the test should be considered inconclusive. If repeated attempts to load the test program lead to the same results, a larger system malfunction may be indicated.

5.3.3 Failure Correction

Failure correction is accomplished by rectification of the malfunction in the form of adjustment or repair, followed by verification of the effectiveness of that repair.

5.3.3.1 Adjustment and Repair

There are no adjustments on the MDC and repair of the MDC below the assembly level is beyond the scope of this manual. When component-level troubleshooting and replacement are required, the system support maintenance documentation consisting of logic diagrams, flow charts and other engineering drawings that are part of the overall system support package, should be used.

The disk interface card file power supply (Figure 2-6) contains factory set adjustments. Specifications for this power supply appear in Table 5-4. Refer to Appendix C for applicable schematics.

5.3.3.2 Proper Operation Verification

All maintenance activity must be finalized with the running of the appropriate performance test program(s). (Refer to Section 6.) This ensures that all error conditions have been corrected, none accidentally introduced, and that all equipment is operational.

Table 5-4. Disk Interface Power Supply Electrical Requirements

Input Power Specifications

Voltage: 115 ± 10 Vac @ 47 - 420 Hz

Current: 600 ma max

Output Power Specifications

Voltage: +5.0 ± 0.5 Vdc (adjustable), floating

output isolated to 300 V. Factory set

at +5.00 ± 0.02 Vdc.

Voltage Regulation: ± 0.1% max, line and load

Ripple: 1 mv max, RMS

Overshoot: No turn on/off or momentary transient

voltage overshoot.

Response Time: 50 usec max, no load to full load.

Cvervoltage Adjustable, to limit overvoltage dur-Protection: ation to 10 usec, max. Factory set at

+6.0 ± 0.2 Vdc.

Current: 5.0 amperes dc max, at 50° C.

Short Circuit Fold back current limiting with Protection: instantaneous recovery and automatic

reset. 6.0 + 5%, -0%.

Voltage Sensing: Local/remote sensing capability to be

provided.

<u>SECTION 6</u> PERFORMANCE TESTS

6.1 GENERAL

This section describes the DISC UNIT TEST program, and provides test operating procedures as well as explanations of error indications. The performance test should be run after that equipment is installed, before being placed in operation after an extended idle period, or after any corrective maintenance has been performed.

6.2 DESCRIPTION

The DISC UNIT TEST program provides a check on the performance of the magnetic disk subsystem. The program consists of a series of test routines, each designed to test specific features of the subsystem. The structure of the DISC UNIT TEST program is illustrated in Figure 6-1.

Functionally, the DISC UNIT TEST program consists of the following three test modules:

- Command acceptance and PDC micro program test routine tests.
- Magnetic disk subsystem reliability tests.
- Troubleshooting tests.




Figure 6-1. DISC UNIT TEST Program Structure

Physically, the DISC UNIT TEST program comprises the following:

- A software performance specification.
- A paper tape.
- A program assembly listing for the tape.

The DISC UNIT TEST program is executed by the **processor** under control of the Test Executive program TESTEXC, and consists of the test routines listed in Table 6-1. A minimum of 16K of memory is necessary to execute DISC UNIT TEST. A teletype is **required** as the communication link between operator and program. The test bed layout is shown in Figure 6-2.

Table 6-1. DISC UNIT TEST Test Routines (Sheet 1 of 2)

Test Routine	Test Routine Identifier (Directive)	Approximate Execution Time per Pass
Command Acceptance Test 1	Cl	
Command Acceptance Test 2	C2	
Command Acceptance Test 3	С3	
Command Acceptance Test 4	C4	
Command Acceptance Test 5	C5	
Command Acceptance Test 6	С6	
Command Acceptance Test 7	С7	
Reliability Test 1	D1	5 minutes 10 seconds
Reliability Test 2	D2	l minute 47 seconds
Reliability Tesc 3	D3	1 minute 47 seconds
Reliability Test 4	D4	1 minute 47 seconds
Reliability Test 5	D 5	
Reliability Test 6	D6	6 seconds
Reliability Test 7	D7	25 seconds
Reliability Test 8	D8	47 seconds

Table 6-1. DISC UNIT TEST Test Routines (Sheet 2 of 2)

Test Routine	Test Routine Identifier (Lirective)	Approximate Execution Time per Pass
Troubleshooting Tests	TS	
Run all Command Acceptance Tests	CA	
Run all Reliability Tests	DR	11 minutes 49 seconds
Run all command Acceptance and all Reliability Tests, except Dl	BT	6 minutes 39 seconds
Test sequence of from 1 to 15 tests	sQ	
Run sequenced tests	RS	




Figure 6-2. DISC UNIT TEST Test Bed Configuration

6.2.1 Command Acceptance Tests (Cn)

The command acceptance and PDC micro program routines test the PDC and the disk controller interface. They also initiate a micro-diagnostic routine in the PDC, which checks various registers and I/O command accessibility to the micro processor.

There are seven acceptance tests which can be executed sequentially or separately. In case of an error condition, with sense switch SS4 set, the program will not proceed with the next test, but loop on the particular test during which the error condition occurred.

The following is a description of the seven command acceptance tests.

6.2.1.1 Command Acceptance Test C1

The C1 test causes the following instructions to be executed:

- e EDF RST
- e RDS

The error conditions tested for, are:

- No EKO for EDF RST.
- e EKO for RDS.
- INTERRUPT for EDF RST.

6.2.1.2 Command Acceptance Test C2

The C2 test causes the following instructions to be executed:

- BDF RST
- EDF STR (Read Status)
- RDS

The error conditions tested for, are:

- EDF STR ENABLE not being set by RST.
- NO INTERRUPT for EDF STR.
- INTERRUPT not being set by EDF STR.
- INTERRUPT not being set by RDS.

6.2.1.3 Command Acceptance Test C3

The C3 test causes the following instructions to be executed:

- EDF RST
- EDF STR (Read status)

- ICI
- RST

The error conditions tested for, are:

No EKO for ICI.

6.2.1.4 Command Acceptance Test C4

The C4 test causes the following instructions to be executed:

- EDF RST
- EDF STR (Read Status)
- RDS
- ICI

The error conditions tested for, are:

- ICI not rejected.
- INTERRUPT reset by RDS.

6.2.1.5 Command Acceptance Test C5

The C5 test causes the following instructions to be executed:

- EDF RST
- EDF STR (Read Status)
- RDS
- ICI

The error conditions tested for, are:

• EDF STR not being rejected while the controller is busy.

6.2.1.6 Command Acceptance Test C6

During the C6 test all illegal **EDF** instructions are executed. The objective of the test is the rejection of all these instructions by the controller. An *error* condition will be indicated whenever one of these instructions is not rejected.

6.2.1.7 Command Acceptance Test C7

The objective of this test is to check the internal registers and enabling logic of the controller. The *micro* routine resides in the CROM of the microprocessor where it will be started by the EDF STR MEMORY ADDR = 0 instruction from the CPU. Pass and error conditions are sent to the microprocessor by setting the INTERRUPT FLAG and loading the DMA ADDRESS REGISTER with a predetermined code for either a pass condition *or* an error condition. See Table 6-4 for error messages.

6.2.2 Disk Subsystem Reliability Tests (Dn)

The reliability test program routines evaluate performance integrity of the system over (relatively) long periods of time.

There are eight reliability tests which are executed consecutively, **For** individual execution of each test, *refer* to the trouble-shooting tests.

The following is a description of the eight reliability tests:

6.2.2.1 Disk Subsystem Reliability Test D1

The D1 tests the Format Track operation. The format track routine formats all the disc packs specified by the test configuration. This routine formats a whole pack. Thus, if test limits have been entered for a drive, a message will be printed and D1 will not be executed. The message is: DRIVE N, TEST LIMITS HAVE BEEN ENTERED MUST FORMAT WHOLE PACK. The track flag in the track format table is set to zero. After each track format command the cylinder and head numbers are incremented and the track format table updated. At the completion of the format track routine, the whole pack is verified. At the successful completion of the verification routine, 5 track descriptors are read and compared. (Cylinders 0, 30, 95, 101, 165, 202, and heads 0, 4, 7, 10, 15, 19 respectively). At the successful completion of the track descriptor comparison, the test is completed. Errors are detected by checking the major status when an interrupt occurs. **Major** status word bits 0, 1, 2, 3 and 12 are monitored. If any of these bits are on, a request status command is issued and the 7 status words are printed. See Section 2 under Status for status words and their meaning. If the track descriptor words do not agree with the expected track descriptor words, all 9 IS and S/B words will be printed. See Section 2 under Track Format, for track descriptor word description. Test D1 completion time is 5 minutes and 10 seconds.

6.2.2.2 Disk Subsystem Reliability Test D2

The D2 tests the Write Command Chaining operation. This routine is designed to work on the whole pack, or within specified limits, in a minimum amount of time. This is accomplished by manipulating the sector address so as to take advantage of the rotational position of the disk pack. Two write commands are chained together with starting sector addresses, three sectors apart. The first command causes the incrementing ONEs pattern shown in Figure 6-3, to be written. The second write command causes the WORST CASE pattern shown in Figure 6-4, to be written. At the occurrence of the termination interrupt the sector addresses are incremented by nine and the writing continues until the end of the pack or the specified test limit is reached. The length of the data buffer is 230 words, which covers a sector and a half. At the occurrence of each interrupt, the major status word is interrogated on bits 0, 1, 3, and 12. If any of these bits are set, a request status is executed and the 7 status words will be printed. The completion time for test D2 is 1 minute and 47 seconds, if the whole pack is written.

```
0001 0203 0405 0607 0809
QAQB OCQD QEQF 1011 1213 1415 1617 1819
IAIB ICID 1EIF 2021 2223 2425 2627 2829
2A2B 2C2D 2E2F 3031 3233 3435 3637 3839
3A3B 3C3D 3E3F 4041 4243 4445 4647 4849
4A4B 4C4D 4E4F 5051 5253 5455 5657 5859
5A5B 5C5D 5E5F 6061 6263 6465 6667 6869
6A6B 6C6D 6E6F 7071 7273 7475 7677 7879
7A7B 7C7D 7E7F 8081 8283 8485 8687 8889
8A8B 8C8D 8E8F 9091 9293 9495 9697 9899
9A9B 9C9D 9E9F AUAI A2A3 A4A5 A6A7 A8A9
AAAB ACAD AEAF B0B1 B2B3 B4B5 B6B7 B8B9
BABB BCBD BEBF COCI C2C3 C4C5 C6C7 C8C9
CACB CCCD CECF DOD! D2D3 D4D5 D6D7 D8D9
DADB DCDD DEDF EOE! E2E3 E4E5 E6E7 E8E9
EAEB ECED EEEF FOF1 F2F3 F4F5 F6F7 F8F9
FAFB FCFD FEFF 0001 0203 0405 0607 0809
OAOB OCOD OEOF 1011 1213 1415 1617 1819
```

Figure 6-3. Incrementing ONEs Pattern

A5A5 5A5A A5A5 5A5A A5A5 5A5A A5A5 \$A5A A5A5 5A5A A5A5

Figure 6-4. Worst Case Pattern

GT3 INFORMATION SYSTEMS

11095

11094

6.2.2.3 <u>Disk Subsystem Reliability Test</u> <u>D3</u>

The D3 tests the verify operation. The verify routine verifies the entire disk pack. At the occurrence of an interrupt, the major status is interrogated on bits 0, 1, 3 and 12. If any of these bits are set, a request status is executed and the seven status words are printed. Completion time for test D3 is 1 minute and 47 seconds. Once this test has started it cannot be aborted until the terminating interrupt.

6.2.2.4 Disk Subsystem Reliability Test D4

The D4 tests the Chaining operation. This routine should not be executed unless D2 has been executed prior to it, to prevent data *errors* from being printed erroneously.

This routine is the same as D2 except that data are *read instead* of written and the write and read buffers are compared. If a data *error* is detected, the first word in error plus three succeeding words are printed. Completion time for D4 is 1 minute and 47 seconds.

6.2.2.5 Disk Subsystem Reliability Test D5

The D5 tests the Write/Read Data Chaining operation. This routine is designed to generate rate errors during the write and read operations. Nine write commands and nine data buffers are linked together and the commands are executed. At the occurrence of the interrupt, a request status command is executed and the rate error bit is checked. If it is set, the test continues by executing a write command that places valid data in that track. Nine read commands and nine data buffers are linked together and the commands are executed. At the occurrence of the interrupt, a request status is again executed and the rate error bit checked. If the rate error bit is not set, either for write or read, the message is printed that the rate error did not occur and all seven status words are output.

6.2.2.6 Disk Subsystem Reliability Test D6

The D6 tests the Seek Sequential operation. This routine is designed to verify sequential seeks by cylinder number. First the restore command is executed and a check is made to ensure that two interrupts occurred. Upon the occurrence of the first interrupt the controller busy bit is checked and a wait is initiated for the second interrupt. At the occurrence of the second interrupt, the read track descriptor command is executed to reset the gated attention bits. The cylinder number is converted to binary sector address and the seek command is executed. Two interrupts are processed for the seek command and the read pack descriptor command is executed. The cylinder numbers are compared to determine that the seek was to the specified cylinder address. If the cylinder numbers compare, the cylinder number is incremented and another seek command and read track descriptor command are executed until all cylinders have been processed. At the completion of each

seek command, the appropriate gated attention bit is checked for its status. Completion time for D6 is 6 seconds.

6.2.2.7 Disk Subsystem Reliability Test D7

The D7 tests the Seek Increment/Decrement operation. In this routine four commands are linked together. Seek first cylinder, read track descriptor of the first cylinder, seek last cylinder and read track descriptor of last cylinder. The interrupt is only enabled on the last command. Upon the occurrence of the interrupt, the major status is interrogated and the cylinder numbers are compared. If the comparison is satisfactory, the first cylinder number is incremented, the last cylinder number decremented, and the four commands are executed again. This continues until the first cylinder number equals 202, and the last cylinder number equals zero. In case of a status error or seek error, the restore command is executed and error messages will be printed. Completion time for test D7 is 25 seconds.

6.2.2.8 Disk Subsystem Reliability Test D8

The D8 tests the Write/Read Random operation. This routine writes, reads, and compares random data. Random cylinder, head and sector numbers are generated and converted to binary sector address. (See Figure 6-5). The random cylinder number is multiplied by two and used as the random record length to be written and read. The write and the read commands are linked together and they are executed 500 times. At the occurrence of the interrupt, the drive number is changed in the control word and again the commands are executed. In this manner all drives will be exercised simultaneously. This is different from all the other tests where the complete test is run consecutively from one drive to the next. Completion time for the D8 test is 47 seconds.

6.2.3 Troubleshooting Tests (TS)

The troubleshooting test routines enables the operator to configure his own test procedures, criteria and parameters. There are eight troubleshooting tests as follows:

- o Seek
- Restore
- Write
- Format Track
- e Read
- Read Track Descriptor
- Read Status
- Verify

A total of eight commands can be entered and executed sequentially. Each time the program outputs CMD, the operator enters a command,

(III) INFORMATION SYSTEMS



Figure 6-5. Random Data Pattern

11096

as described under the Operating Procedures. Each command requires, and will request, information for the five program control words.

Care must be taken in entering the responses; for example the last command entered in a string must have the interrupt enabled and it cannot be linked. All linking is done forward. Thus, if the last command entered is linked it will be linked to something unknown and anything can happen. Initially the time delay for the troubleshooting tests is set for 32 seconds. If this value is changed and the execution of a command or commands takes longer than the time delay entered, the program will output NO INTERRUPT. This message in this case will not signify an equipment error but instead it is the result of an operator (output) error.

If the major status word indicates some problems in the disk subsystem, the read statue is executed and 7 status words are output. As a result of the CB (compare data), directive, if data do not compare, four data words IS and S/B are output starting at the first error. As a result of the RT (read track descriptor) command, if the track descriptor words do not agree, the IS track descriptor words are printed. When a seek command is entered and is linked to another command whose interrupt is enabled, in cases an unexpected interrupt may be output. This is due to the fact that the terminate interrupt is disabled and the controller starts processing the command which is linked to the seek command and at this point the interrupts are enabled. Thus two interrupts can occur - the terminate interrupt of the second command and the gated attention interrupt of the seek command, which in this case will be an unexpected interrupt.

6.3 PREREQUISITES

The following equipment is required to perform the DISK UNIT TEST:

- GTE/IS Model IS/1000 Processor with 16k memory.
- Model ASR 33 Teletype, or equivalent.

When the DISC UNIT TEST is used for troubleshooting purposes, an oscilloscope, Tektronics Model 7403N or equivalent, is recommended.

6.4 TEST SETUP

See Figure 6-2 for the test setup required to test the magnetic disk subsystem.

6.5 OPERATING PROCEDURES

The following outlines the general procedure for performing the DISC UNIT TEST:

• Load the TESEXC tape. Refer to engineering drawing 380689, which is shipped with the equipment, for complete instructions regarding the use of all features of TESEXC.

When the TESEXC program has been loaded, the teletype prints out

EXECUTIVE READY

The keyboard is now enabled for input.

- e Place the DISC UNIT TEST program tape in the reader station of the teletype. The DISC UNIT TEST program can now be loaded by typing L(CR). If the system has a version 2 (V2) CPU with a 4-segment ROM, execute a B (branch) 55 instead.
- e After the DISC UNIT TEST has been loaded, the teletype will output the following:

DISC UNIT TEST PROGRAM

SPS 382747 LI 382749 BA 382751

REV X1 - OCT 74

DISC UNIT TEST ROUTINES AND ID'S

- BT RUN ALL CA AND DR TESTS
- CA RUN ALL CA TESTS
- C1 EDF RST AND RDS
- C2 EDF RST, EDF STR (READ STATUS), RDS
- C3 EDF RST, EDF STR (READ STATUS), ICI RST
- C4 EDF RST, EDF STR (READ STATUS), RDS ICI
- C5 EDF RST, EDF STR, EDF STR, RDS
- C6 ILLEGAL EDF'S
- C7 R/P MICRO ROUTINE
- DR ALL RELIABILITY TESTS
- DL FORMAT TRACK
- D2 WRITE COMMAND CHAINING
- D3 VERIFY WHOLE PACK
- D4 READ COMMAND CHAINING
- D5 WRITE/READ DATA CHAINING
- D6 SEEK SEQUENTIAL
- D7 SEEK INCREMENT/DECREMENT
- D8 WRITE/READ RANDOM
- TS TROUBLESHOOTING TESTS
- SQ TEST SEQUENCER
- RS RUN SEQUENCED TESTS

This printout will only occur after an initial program load procedure; it will not be printed out after a restart operation. When the print out is not desired, placing sense switch 8 in the up (on) position, will prevent it from being output. Sense switch 8 must be turned off after completion of the load operation.

- At the processor control panel, set the Sense switches as required, by referring to Table 6-2.
- A series of messages is then output requesting control parameters for the execution of the DISC UNIT TEST test routines. By entering the appropriate control parameters in response to each message, the operator determines which routines are to be executed and how they are executed. As the program outputs a message, the operator simply enters the desired parameter followed by a CR. The format, meaning and required responses for this initial test configuring procedure are listed in Table 6-3.

Once all the required system configuration parameters have been initially entered, the Disc Unit Test Program will continue to use these parameters until the system is reloaded or control is transferred to location zero.

a. The first message is:

DISC UNIT TEST PROGRAM

No response to this message is required.

Table 6-2. Sense Switch Settings

Sense	Position of Switch	
Switch	מַט	Down
ssw1	Halt when an error is encountered. Pertinent information is displayed in the registers.	Continue.
SSW3	Supprers all error messages.	Output error messages.
ssw4	Repeat the module under test.	Continue.
SSW8	Abort the test module currently being executed and return control to the Test Executive.	Continue.

Table 6-3. DISC UNIT TEST Control Parameters (Sheet 1 of 2)

The buffer area for the troubleshooting	
commands will be cleared.	CL
The commands entered will be executed.	RU
The program will return to the RUN statement.	RN
Compare the contents of the write buffer against the contents of the read buffer.	СВ
Read	RD
Write	WR
Format Track	FM
Read track description	RT
Verify	VR
Seek	SK
Read Status	RS
Restore	RR
Drive number C-7	N
The time delay is set at 32 seconds. If no input is made the time delay will stay at 32 sec. The range is from 0-32,767. The time delay is in 1 ms increments.	NAMAN
The command will be linked to the next command entered if Y is input. The interrupt will be disabled for this command. If n is input the command will not be linked.	Y or N
If Y is entered the interrupt will be disabled for this command. If N is entered the interrupt will not be disabled.	Y or N
If Y is entered the data buffers are linked. If n is entered there will be no buffer linking. This is for write/read operations only.	YorN
	The program will return to the RUN statement. Compare the contents of the write buffer against the contents of the read buffer. Read Write Format Track Read track description Verify Seek Read Status Restore Drive number C-7 The time delay is set at 32 seconds. If no input is made the time delay will stay at 32 sec. The range is from 0-32,767. The time felay is in 1 ms increments. The command will be linked to the next command entered if Y is input. The interrupt will be disabled for this command. If n is input the command will not be linked. If Y is entered the interrupt will be disabled for this command. If N is entered the interrupt will not be disabled. If Y is entered the data buffers are linked. If n is entered there will be no buffer linking. This is for write/read operations

Control Message	Description	Required Response
TRACK FLAG	0 - Good primary track 1 - Good alternate track 2 - Defective primary track 3 - Defective alternate track	0-3
SEC. ADDR	Sector address 0-64,959 ₁₀ maximum address in hex is FDBF. From 0-32,767 ₁₀ the sector address can be entered in decimal. Sector address greater than 32,767 ₁₀ must be entered in hexadecimal. Refer to Table 6-5 for sector address listing.	NNNNN
WORD COUNT	The word count range is from 1-1000 ₁₀ . It can be entered in decimal or hexadecimal.	NNNN
DATA PATT.	 I - Incrementing ONEs pattern (Figure 6-3). O - Sliding ONEs pattern (Figure 6-6). Z - Sliding ZEROs pattern (Figure 6-7). W - Worst case pattern (Figure 6-4). P - Operator chooses pattern N - Do previous pattern 	A
PATTERN	Enter data pattern desired.	NNNN
CYLINDER NO.	The cylinder number ranges from 0-202. It can be entered in decimal or hexadecimal. Refer to Table 6-5 for Cylinder and Sector address listing.	MAN
HEAD NO.	The head number ranges from 0-19. It can be entered in decimal or hexadecimal. Refer to Table 6-5.	NN
SECT COUNT	Sector count range is from 0-64,959 ₁₀ . Refer to Table 6-5 for Sector count.	NNNN
PRINT STATUS	If Y is entered the seven status words are printed. If N is entered the status will not be printed.	Y or N
BUFFER FULL	This message will be printed if more than 8 commands have been entered.	




Figure **ONEs** 6-6. Sliding Pattern FFFE FFFD FFFB FFF7 FFEF FFDF FFBF FF7F FEFF FDFF FBFF F7FF EFFF DIFF BIFF TIFF FFFE FFFD FFFB FFF7 FFEF FFDF FFBF FF7F FEFF FDFF FBFF F7FF EFFF DFFF BFFF 7FFF FFFE FFFD FFFB FFF7 PFEF FFDF FFBF FF7F FEFF FDFF FBFF F7FF EFFF DFFF BFFF 7FFF FFFE FFFD FFFB FFF7 FFEF FFDF FFBF FF7F FEFF FDFF FBFF F7FF EFFF DFFF BFFF 7FFF FFFE FFFD FFFB FFF7 FFEF FFDF FFBF FF7F FEFF FDFF FBFF F7FF EFFF DFFF BFFF 7FFF FFFE FFFD FFFB FFF7 FFEF FFDF FFBF FF7F FEFF FDFF FBFF F7FF EFFF DFFF BFFF 7FFF FFFE FFFD FFFB FFF7 FFEF FFDF FFBF FF7F FEFF FDFF FBFF F7FF EFFF DFFF BFFF 7FFF FFFE FFFD FFFB FFF7 FFEF FFDF FFBF FF7F FEFF FDFF FBFF F7FF EFFF DFFF BFFF 7FFF FFFE FFFD FFFB FFF7 FFEF FFDF FFBF FF7F FEFF FDFF FBFF F7FF EFFF 11008

Figure 6-7. Sliding ZEROs Pattern

b. The next message is:

DEV. ADDR-

In response to this request, the operator must input a decimal (0-63) or hexadecimal (\$0-\$3F) value defining the device address.

c. The next message is:

INT LINE-

In response to this request the operator must input a decimal (8-15) or hexadecimal (\$8-\$F) value defining the interrupt line used by the Disc Subsystem.

d. The next message is:

ICI BIT ASSIGN

If the interrupt is on a common interrupt line, the user must respond by inputting a decimal or hexadecimal value defining the common interrupt status bit position (Data Input Bus) assigned to the device. Otherwise, enter he letter N indicating no common interrupt assignment.

e. The next message is:

NO. OF DRIVES-

In response to this request, the user must enter the number of drives present in the system to be tested (1-8).

f. The next message is:

DR IVE

The user must enter the drive numbers for the drives to be tested. One number per request.

g. The next message is:

TEST LIM Y N

If the user enters N, the program will go to RUN and the whole pack is operated on.

If the user enters Y the following is printed: DRIVE N FCN=, FHN=, LCN=, LHN=, This will be printed for all the drives entered previously:

FCN=First Cylinder number. The decimal input is 0-202. FHN=First head number. The decimal input is 0-19.

TO31S5-2UYQ-12

LCN=Last cylinder number. (Same range as FCN). LHN=Last head number. (Same range as FHN).

Refer to Table 6-5, for head and cylinder **numbers**, and the sectors contained within the segment selected by the first and last head and cylinder numbers.

6.5.1 Test Selection

Whenever the Disc Unit Test Program has completed system configuration or control is passed to location two (2), the keyboard is enabled **for** input of the "RUN" statement as follows:

RUN ID, PASS (C/R) - Execute ID, pass number of times

RUN ID (C/R) - Execute until manually halted

RUN GO (C/R) - Use previous ID and PASS

ID - This is a two character name that identifies the **test** to be executed.

PASS - This is an optional decimal value in the range of 0 to 32,767 which specifies the number of times to execute the selected test.

Refer to Table 6-1 for test identifiers.

6.5.2 Troubleshooting Routine (TS)

The troubleshooting routines are provided to assist the operator in troubleshooting the Disk Subsystem. The routine will **request** various items to build the operation stack and the associated queues. Table 6-3 depicts the **requests**, **responses** and the description.

6.5.3 Test Sequence Routine (SQ)

This routine allows the user to select up to 15 tests and sequence them in any order he desires.

6.5.4 Input Rejection

Input rejects are indicated by a single question mark (?).

6.6 ERROR INDICATIONS

When the test program detects an error, an error message may be error halt if these funcoutput or the test may be stopped by an probable tions are enabled. Error indications and their causes Table 6-4. by are listed Error halts are identified I-Register The operator can resume operations after an error condition, by pressing the RUN switch. The R2 register contains the test ID.

Table 6-4. DISC UNIT TEST Error Indications (Sheet 1 of 2).

া-Register Contents	Test Module	Error Message and Probable Cause
01	ANY	ID EDF RST REJECT AT
02	YMX	ID EDF RDS REJECT AT
03	ANY	ID EDF STR REJECT AT
04	СЗ	C3 ICI REJECT AT
05	Cl	C1 NO RDS REJECT AT
06	C3,C4	ID NO ICI REJECT AT
07	C5	C5 NO EDF STR REJECT AT
08	C6	C6 NO EDF INI REJECT AT
09	C6	C6 NO EDF INV REJECT AT
10	C6	C6 NO WTO REJECT AT
11	C6	C6 NO WTI REJECT AT
12	ANY	ID NO INTERRUPT
13	С3	C3 DESIGNATED ICI BIT MISSING
14	TS	TS NO INTERRUPT
15	ANY	ID UNEXPECTED INTERRUPT
*16	C7	C7 CONTROLLER FAILURE
		OO80 (DMA ADDR FAILURE) OOCO (FIFO OVERFLOW) OOEO (FIFO DATA PATTERN ALL ONES) OOFO (CRC UPPER FAILURE) OOF8 (FIFO DATA PATTERN ALL ZEROS) OOFC (CRC LOWER FAILURE)
17	D1	D1 DRIVE=N IS S/B TRACK DESCRIPTOR WORDS XXXX XXXX (9 TRACK DESCRIPTOR WORDS WILL BE PRINTED).

^{*}On a halt without printout Register 8 will contain the error code. In the case of C7, if no interrupt is printed out, check the FIFO.

Table 6-4. DISC UNIT TEST Error Indications (Sheet 2 of 2)

I-Register Contents	Test Module	Error Message and Probable Cause
18	DR	ID BAD STATUS DRIVE=N XXXX (7 STATUS WORDS WILL BE PRINTED).
19	D4 ,D8	ID DATA ERROR DRIVE=N IS S/B SEC.ADR ED.NO XXXX XXXX XXXX XXXX XXXX XXXX
20	D5	NO RATE EPROR FOR WRITE DRIVE=N D5 BAD STATUS XXXX (7 STATUS WORDS WILL BE PRINTED)
21	D5	NO RATE ERROR FOR READ DRIVE=N D5 BAD STATUS XXXX (7 STATUS WORDS WILL BE PRINTED)
22	D6,D7	DRIVE-N
23	D6	ID NO SECOND INT FOR RESTORE DRIVE-N
24	D6	D6 GATED ATTENTION NOT OFF DRIVE-N
25	D6	D6 NO SECOND INT FOR SEEK DRIVE=N
26	D6	D6 GATED ATTENTION NOT ON D6 DRIVE=N IS S/B CYLINDER NO. XXXX XXXX
27	707	D7 DRIVE=N IS S/B CYLINDER NO. XXXX XXXX XXXX XXXX
28		CHECKSUM ERROR IS S/BXXXXX XXXXX

Table 6-5a. Sector Addresses, Cylinders 0-F

							cy	linde							~~~	THE PERSON NAMED IN	
Decimal: Hemedecimal:		0	1	2	3	4	5 5	6	7	8	9	10 A	11 B	12 C	13 D	14 B	15 P
Track . (Read) Dec. Hex.																	
0	0	0000	0140	0280	0300	0500	0640	0780	0900	03.00	0340	0080	0000	0200	1040	1180	1200
1	1	0070	0120	0390	0300	0510	0650	0790	0820	0Y70	9250	0090	00000	OF10	1050	1190	12D0
2	2	0020	0160	0270	0320	0520	0660	07A0	0820	0A20	0860	OCAO	ODEO	UP20	1060	2.280	1250
3	3	0030	0170	0230	0320	0536	0670	0780	08F0	0 830	9870	0030	ODEO	0F30	1070	1180	1270
4	4	0040	0780	0500	0400	0540	0680	07C0	0900	0240	0880	0000	0800	0 240	1080	71C0	1300
5	5	0050	0390	0200	0410	0550	0690	07 D 0	0910	0850	0890	0000	6.€T0	02 50	1090	1100	1310
6	6	0060	0770	02E0	0420	0560	06A0	07E0	0920	QA60	OBAO	0CE0	0E20	0260	10A0	1150	1320
7	7	0070	03720	0250	0430	0570	06B9	0770	0930	QA70	08200	0020	0 230	0270	2080	1170	1330
8	8	0080	0700	9300	0440	0580	06C0	0800	0940	OASO	OBCO	0000	0E40	0780	1000	1200	1340
9	9	0090	OTDO	0310	0450	0590	0620	0910	0950	0840	(SEDO	0030	OE50	03790	1000	1210	1350
10	A	0040	OTBO	0320	0460	05A0	0680	0820	0960	OAAO	OBEO	0020	0E60	OFA0	1020	1220	1360
11		0000	0710	0530	0470	0530	QEPO	0630	0970	CABO	OBFO	0030	QE70	OFBO	1070	1230	1370
13	C B	0000	0200	0340	0480	05C0 05D0	0700 0710	0840	0980	OYCO	0000	0D40 0D50	0880	OFCO OFDO	1110	1240	1390
14	R	0020	0220	0360	047.0	05E0	0720	0860	0920	OAEO	0020	0050	OEAO	09780	1120	1260	1390
15		0020	0230	0370	0420	0520	0730	0870	0220	CAFO	0030	0570	OEED	OFFO	1136	1270	13B0
16	10	0100	0240	0380	0400	0500	0760	0880	0900	OBOO	9C40	0000	OECO	1000	1140	1280	1300
17	11	0110	0250	0390	0420	0610	0750	0890	0900	0310	0050	0090	08800	1010	1156	1290	1300
18	12	0120	0340	OMEO	0420	0620	0760	OBAO	0980	0920	0060	ODAO	CEBU	1020	1160	12A0	13E0
19	13	0130	0270	0350	0470	9630	0770	0620	0970	0830	0070	0030	OEFO	1030	1170	1290	13F0

Table 6-5b. Sector Addresses, Cylinders 10-1F

							cy	linder	:								
Decimal: Hemadecimal:		16 10	17 11	18 12	19 13	20 14	21 15	22 16	23 17	24 18	25 19	26 1A	27 18	28 1C	29 1D	30 1E	31 1 P
Track (Read) Dec. (Max.																	
0	•	1400	1540	1660	1700	1900	1340	1280	1000	1200	1P40	2080	21C0	2300	2440	2580	26C0
1	1	1410	1550	1690	2700	1910	1250	1990	1000	1E10	1F50	2090	21D0	2310	2450	2590	26D0
2	2	1420	1560	1620	17E0	1920	1260	LBAO	1020	1820	1F60	2080	21E0	2320	2460	25A0	2620
3	3	1430	1570	1620	1770	1930	1A70	1880	1070	1E30	1270	2090	21F0	2330	2470	2580	2670
4	4	1440	1500	1600	1800	1940	7780	1800	1200	1E40	1F80	2000	2200	2340	2480	25C0	2700
5	5	1450	1590	1600	1810	1950	1890	1230	1010	1250	1F90	2000	2210	2350	2490	25D0	2710
6	6 [1460	1520	1650	1820	1960	1880	7620	3D20	1260	1FA0	2020	2220	2360	2480	2520	2720
7	7	1470	1520	1670	1830	1970	LABO	1870	1D30	1E70	1730	2020	2230	2376	24B0	25P0	2730
8	8	1460	1560	1700	1840	1960	TYCO	1000	1D40	1880	1700	2100	2240	2380	24C0	2600	2740
9	9	1490	1500	1710	1850	1990	1ADO	1010	1D50	1890	1900	2110	2250	2390	2100	2610	2750
10	A	1410	1520	1720	1860	1980	1450	1020	1060	1EA0	TEE	2120	2260	23A0	24E0	2620	2760
11		1.480	1570	1730	1870	1980	1250	1030	1970	1830	1990	2130	2270	2380	2470	2630	2770
12	c	1400	1600	1740	1880	1900	1200	1040	1D80	1200	2000	2140	2280	2300	2.00	2640	2780
13	D	1400	1630	1750	1890	1900	1210	1050	1090	12500	2010	2150	2290	2300	2510	2650	2790
14	B	1420	1626	1760	1820	1520	1820	1060	1080	1220	2020	2160	22A0	23E0	2570	2660	27A0
15		1650	1630	1770	1880	1970	1830	1070	1DB0	1570	2030	2170	2280	23F0	2530	2670	27B0
16	10	1500	1640	1780	1800	1200	1940	1080	1000	1200	2040	2180	2200	2400	2540	2680	2700
17	11	1510	1650	1790	1800	1210	1B50	1C90	1000	1510	2050	2190	sabo	2410	2550	2690	2790
18	12	1520	1660	1720	1680	1220	1860	1CA0	1DE0	1F20	2060	21A0	22E0	2420	2560	26A0	27E0
19	13	1530	1670	17B0	1870	1A30	1870	1080	1050	1F30	2070	21B0	22F0	2430	2570	26B0	2720

Table 6-5c. Sector Addresses, Cylinders 20-2F

•	7							cy	linder									
, -	Decimal: Hemadecimal:		32 20	37 33	34 22	35 23	36 24	27 25	38 26	39 27	40 28	41 29	42 2A	43 28	44 20	45 20	46 28	47 2 P
Track (Head) Dec. Hex.																		
Г	•	0	2800	2940	2A80	2BC0	2D00	2540	2780	30C0	3200	3340	3480	35C0	3700	3840	3980	33400
	1	1	2810	2950	2A90	2BDO	2D10	2E50	2790	3000	3210	3350	3490	35D0	3710	3850	3990	33300
	2	2	2820	2960	2880	2820	2020	2260	2PA0	3020	3220	3360	3440	35E0	3720	3860	3980	3850
	3	3	2830	2970	2ABO	2870	2050	2870	2FB0	30 F 0	3230	3370	34B0	35P0	3730	3870	3920	33270
ļ	4	4	2840	2980	2ACO	2C00	2040	2280	2FC0	3100	3240	3380	34C0	3600	3740	3880	39C0	3800
1	5	5	2850	2990	2ADO	2C10	2050	2290	27700	3110	3250	3390	34D0	3610	3750	3890	39D6	3810
	6	6	2860	29A0	2AE0	2C20	2060	2EAO	28.E0	3120	3260	3389	34E0	3620	3760	3880	3920	3820
ı	7	7	2970	2980	2AFO	2C30	2070	2EB0	2770	3130	3270	33B0	34P0	3630	3770	3880	3970	3830
1	8	8	2880	29C0	2800	2040	2D80	2EC0	3000	3140	3280	33C0	3500	3640	3780	38C0	3800	3840
1	9	9	2390	2900	2810	2C50	2090	2200	3010	3150	3290	3300	3510	3650	3790	3800	3810	3250
1	10	A	28A0	29E0	2820	2C60	20A6	2220	3020	3160	32A0	3320	3520	3660	3780	38E0	3A20	3860
1	11	В	2980	2980	2830	2C70	2DB0	2270	3030	3170	3280	3370	3530	3670	3780	3970	3A30	3270
	12	С	2800	2A00	2840	2C80	2DCO	2700	3040	3180	33C0	3400	3540	3680	37C0	3900	3840	3960
!	13	Ð	2800	3A10	2850	2C90	2000	2710	3050	3190	32D0	3410	3550	3690	37E0	3920	3A50	3890
	14	E	29E0	2A20	2860	2CA0	2020	2220	3060	31A0	32E0	3420	3560	3 6A 0	37E0	3920	3860	3 9 A0
	15	P	28 P O	2A30	2670	2030	2DF0	2F 30	3070	3180	32F0	3430	3570	36B0	3770	3930	3A70	3320
1	16	10	2900	2A40	2880	2CC0	2E00	3740	3080	31C0	3300	3440	3580	36C0	3800	3940	3280	3ACO
	17	11	2910	2A50	2890	2000	2210	2950	3090	3100	3310	3450	3590	3600	3810	3950	3890	3880
1	19	12	2920	2960	28A0	2CD0	2220	2760	30A0	3120	3320	3460	35A0	3620	3820	3960	3880	3820
L	19	13	2930	2970	2880	2070	2E30	2970	3080	31 F 0	3330	3470	3580	3680	3030	3970	3ABO	3870

Table 6-5d. Sector Addresses, Cylinders 30-3F

							Су	linder	•								
Decimal: Hexadecimal:		48 30	49 31	50 33	51 33	52 34	53 35	54 36	55 37	56 38	57 39	58 3A	59 38	60 3C	61 3D	62 3E	63 37
Track (Head)																	
Dec.	Hex.												'				
0	0	3000	3540	3280	3FC0	4100	4240	4380	44C0	4600	4740	4880	49C0	4800	4C40	4580	480
1	1	3C10	3D50	3850	3FD0	4110	4250	4390	44D0	4610	4750	4890	49D0	4B10	4C50	4090	4ZD
2	2	3C20	3060	3EAO	3720	4120	4260	43A0	44E0	4620	4760	4880	49E 0	4B20	4060	4DAO	4220
3	3	3C30	3070	3 BB 0	3770	4130	4270	4380	44F0	4630	6770	4830	4970	4830	4070	4DB0	427
4	4	3C40	3D80	3EC0	4000	4140	4280	43C0	4500	4540	4780	48C0	4800	4840	4080	4DC0	420
5	5	3050	3D90	3EDO	4010	4150	4290	43D0	4510	4650	4790	4800	4810	4250	4090	4D00	4710
6	6	3C60	3DAO	3EEO	4020	4160	42A0	43E0	4520	4660	4780	48E0	4A20	4260	4CA0	40E0	42720
7	7	3070	3080	3 27 0	4030	4170	42B0	4320	4530	4670	4780	4870	4A30	4870	4CB0	4070	4230
8	8	3C80	3DC0	39'00	4040	4180	42C0	4400	4540	4680	47C0	4900	4340	4880	4CC0	4200	4240
9	9	3C90	3DD0	3 P 10	4050	4190	42D0	4410	4550	4690	47D0	4910	4A50	4B90	4000	4E10	4250
10	A	3CA0	3020	3P20	4060	41A0	42E0	4420	4560	46A0	47E0	4920	4860	4BA0	4CEO	4 Z 20	476
11	В	3030	3020	3730	4070	4180	4220	4430	4570	46B0	4720	4930	4870	4880	4070	4E30	4270
12	С	3000	3200	3 P 40	4080	41C0	4300	4440	4580	46C0	4800	4940	4A80	4BC0	4D00	4E40	4786
13	D	3000	3010	32750	4090	41D0	4310	4450	4590	46D0	4810	4950	4890	4BD-)	4D10	4250	479
14	E	3020	3E20	3 F 60	40A0	41E0	4320	4460	45A0	46E0	4820	4960	4880	4820	4D20	4860	47A
15	P	30270	1E30	3 2 70	4090	41F0	4330	4470	4580	46 P 0	4830	4970	4ABO	4BF0	4D30	4 2 70	4734
16	10	3D00	JE40	3 P8 0	40C0	4200	4340	4480	45C0	4700	4840	4980	480	4C00	4D40	4280	4PC
17	11	3010	3E50	3790	40D0	4210	4350	4490	45D0	4710	4850	4990	4AD0	4C10	4D50	4890	4PD
18	12	3020	3E60	3PA0	40E0	4220	4360	44A0	45E0	4720	4860	49A0	4AEO	4C20	4D60	4 E A0	428
19	13	3030	3870	3 PB 0	4070	4230	4370	44B0	45 P 0	4730	4870	49B0	4APO	4C30	4D70	4230	477

Table 6-5e. Sector Addresses, Cylinders 40-4F

-							G)	Mater									
Decina Hexada	l: cimal:	64 40	65 42	66 42	67 43	60 44	69 45	70 46	77. 47	72 48	73 49	74 44	75 48	76 4C	77 4D	76 42	79 62
	sck ad)								•								
Dec.	Hex.	l i				1				1							
0	0	5000	5140	5280	53C0	5500	5640	5780	SECO	5200	-5840	5080	SDCO	SPOO	6040	6180	6200
1	1	5010	5150	5290	5300	5510	5650	5790	5600	2970	5850	5090	5000	SP10	6050	6790	6200
2	2	5020	5160	5210	5350	5520	5660	57 M 0	5650	5A20	5860	SCAO	5D20	5P20	6060	6140	62E0
3	3	5030	5170	5290	5320	5530	5570	5720	5670	5A30	5870	S/280	5520	5930	6070	61B0	6270
4	4	5040	5180	52C0	5400	5540	5680	5700	5900	5340	5880	5000	SECO	3 7 40	6080	61C0	6300
5	5	5050	5190	52D0	5410	5550	5690	5700	2970	5 3 50	5990	SCDO	5E10	5 F 50	6090	61100	6310
6	6	5060	SLAO	52EQ	5420	5560	56A0	57 2 0	5920	5860	5220	5C20	5220	5 P 60	6040	61.20	5%.
7	7	5070	5130	52P0	5430	5570	5680	5770	5930	5A70	5350	SCEO	5230	S¥70	6080	61 P 0	6330
8	8	5080	5100	5300	5440	5580	5600	5800	5940	SABO	5800	5D00	SB40	SPEC	6000	6200	6340
9	9	5090	5100	5310	5450	5590	36D0	5810	5950	SASO	5300	SDLO	5250	5290	6000	6210	6350
10	A	SOAO	51E0	5320	5460	55A0	56E0	5820	5960	SAAO	SEEO	5020	5860	SPAG	6020	6220	6360
11	3	5020	5170	5330	5470	5580	56P0	5830	5970	SABO	SEP0	5030	5E70	5990	6020	6230	6370
12	l c	SOCO	5200	5340	5480	5500	5700	5840	5980	53400	5000	5D40	5280	SPCC	6100	6240	6380
13	0	SCDO	5210	5350	5490	5500	5710	5850	5990	SADO	5C10	5050	5290	SPDL	, 4110	6250	6390
14		5020	5220	5360	5430	55E0	5720	5860	5920	SLEO	5C20	5060	SEAO	SPEO	6120	6260	63AC
15	P	5020	5230	5370	5480	5 5F 0	5730	5870	5980	SAFO	5030	5070	3230	SPFO	6130	6270	6380
16	10	5100	5240	5380	5400	5600	5740	5880	59C0	5200	5040	5030	SECO	6000	6140	6260	6300
17	11	5110	5250	5390	5400	5610	5750	5890	5900	SBLO	3C50	5090	5800	6010	6150	6290	63D
10	12	5120	5260	5380	5420	5620	5760	5880	5980	5820	5060	SOAO	5880	6020	6160	6280	63E
	13	5130	5270	5380	5420	5630	5770	5680	5920	2830	5070	5080	5890	6030	6170	6280	6320
19	1 23	3170	2270	سدد	3470	3630	3/70	3480	320		2.0				L		

Table 6-5f. Sector Addresses, Cylinders 50-5F

							9	linder	:								
Decima Hexada	ıl: cimal:	80 50	81 51	82 52	83 53	64 54	85 55	86 56	87 57	69 58	89 59	94) 51.	91 58	92 5C	93 50	94 58	95 SP
	ack ad)																
Dec.	Hex.										j						
0	0	6400	6540	6680	67CO	6900	6340	6840	6000	6200	6240	7080	7100	غد	440	7580	7600
1	1	6410	6550	6690	6700	6910	685 0	6990	6000	62210	675 0	7090	7100	7310	7450	7590	7600
2	2	6420	6560	6670	67E0	6920	63.60	68340	6080	6220	6760	70au	71B0	7320	7460	65A0	7680
3	3	6430	6570	6680	6720	6930	6A70	6ESC	6070	6830	67 70	7080	7120	7330	7470	75B0	7680
4	4	6440	254G	7500	6800	6940	EASO	6BC0	6D00	6240	6 73 0	7000	7200	7340	74Ł	7500	7700
5	5	£ .:5	6590	6600	6810	6950	6A90	6500	6D3.0	625 0	6 290	7000	7210	7350	7490	7530	7710
6	6	6460	65 3 .0	66B0	6820	6960	6330	622 0	6D20	6260	GYA0	7020	7220	7360	7=30	75E0	7720
7	7	6470	6580	66 F 0	6830	6970	(MBO	6220	6230	6 2 70	GFB0	7020	7230	7370	7480	7520	7730
8	8	6480	6500	6700	6840	69 £0	63.00	6000	6D40	6880	erco	7100	7740	7380	7400	7600	7740
9	9	6490	65D0	6710	6850	6990	6ADO	5/10	6D50	6 29 0	GFD0	7110	7230	7390	7400	7610	7750
10	A	6420	65E0	6720	6860	6920	6AEC	6C20	6D60	6EAO	6FE0	7120	7260	73A0	74E0	7620	7760
11	Ð	6420	65 P 0	6730	6879	6930	6270	6C30	6079	6230	GFF0	71.30	7270	7380	7450	7630	7770
12	С	6400	6600	6740	6860	6900	6800	6600	6080	6200	7000	7140	7260	7300	7500	7640	7780
13	D	6400	6610	6750	6890	6900	6310	6C50	6D90	6200	7010	7150	7290	7300	7510	7650	7790
14	2	6480	6620	6786	6880	6920	6B20	6060	6030	6220	7020	7150	72A0	7380	7520	7660	77AC
15	2	6470	5 630	6770	6880	69270	6BD0	6C70	6080	62270	7630	7173	720-	7370	7530	7670	7780
16	10	6500	6640	6780	68C0	6300	6340	6080	60 00	6F00	7040	7180	7200	/460	7540	7680	7700
17	11	6510	6650	6790	68200	6310	6850	6090	6000	GF10	7050	7190	7200	7410	7550	7690	7700
18	12	6520	6660	6720	6950	63.20	6860	6000	6020	6 P 20	7060	71A0	7280	7420	7560	763.0	77E
19	13	6530	6670	6780	6870	6A30	6870	6030	5DF0	6F30	7070	100	7250	7430	7570	76 5 0	7720

Table 6-5g. Sector Addresses, Cylinders 60-6F

							Ġ	Linder								,	
Decima Hazado		96 60	97 61	98 62	99 63	100 64	101 65	102 66	103 67	104 68	105 69	106 6A	107 6 B	108 6C	109 6D	110 6 Z	111 6F
Tr. (He Dec.	ack ad) Hex.																
0		7800	7940	7880	7BC0	7D00	7240	7780	8000	8200	8340	8480	85C0	8700	8840	8980	BACC
1	1	7810	7950	7 A9 0	7800	7D10	7 2 50	7 99 0	8000	8210	8350	8490	85D0	8710	8850	8990	BADO
2	2	7820	7960	7880	7 220	7D20	7 2 60	7FAO	8020	8220	8360	84A0	85E0	8720	8860	89A0	8AEC
3	3	7830	7970	7AB0	7850	7030	7270	7730	8070	8230	8370	8480	85 P 0	8730	8870	8980	BAP
4	4	7840	7980	7AC0	7000	7040	7280	7 P C0	8100	8240	8380	84C0	9600	8740	8880	89C0	8800
5	5	7850	7990	7AD0	7C10	7050	7 29 0	7200	8110	8250	8390	84D0	8610	8750	8890	8900	851
6	6	7860	79A0	7AEO	7C20	7D60	7EAO	7PEO	8120	8260	83A0	84E0	8620	8760	88A0	89E0	892
7	7	7570	7920	7 AF 0	7C30	7070	7230	7 PP 0	8130	8270	8380	84P0	8630	8770	8880	85#0	03 30
8	8	7880	7900	7800	7C40	7080	7EC0	8000	8140	8280	83C0	8500	8640	8780	6800	BACC	8B4
9	9	7890	7900	7910	7050	7090	7ED0	8010	8150	8290	8300	8510	8650	8790	8800	BALO	885
10	A	7 9 A0	7920	7820	7C6U	7DAO	7220	8020	8160	82A0	8320	8520	9 660	87A0	68E0	8A20	826
11	3	7890	7920	7830	7070	7080	7220	8030	6170	8280	8370	8530	8670	8780	88F0	8A30	687
12	c	7 8 C0	7A00	7840	7C8C	7DC0	7700	8040	8140	8200	8400	8540	8680	87C0	8900	8840	988
13	D	7800	7A10	7850	7090	7000	7P10	8050	8190	82DO	8410	8550	8690	87DC	891C	BASO	8830
14	E	78E0	7A20	7860	7CA9	70E0	7920	8060	81A0	A2E0	8420	8560	86A0	8720	8920	8A60	63A
15	8	7820	7A30	7970	7CB0	1050	7930	8070	8180	8270	8430	8570	8680	8770	893C	6A70	888
16	10	7900	7A40	7580	700	7200	7840	8080	81C0	8300	8440	8580	85C0	8800	8940	BASO	88C
17	11	7910	7A50	78\$6	7000	7E10	79750	8090	91D0	8310	8450	8590	86D0	8800	8950	8A90	880
18	12	7920	7A60	78A0	7000	7220	7 F 60	BOAD	81E0	8320	8460	85A0	85E0	8820	8960	8AA0	982
19	13	7930	7A70	7980	7020	7£30	7270	8080	81F0	8330	8470	65 B 0	8670	8830	8970	BABO	887

Table 6-5h. Sector Addresses, Cylinders 70-7F

							Су	linder	:								
Decima Hexade	-	112 70	113 71	114 72	115 73	116 74	117 75	118 75	119 77	120 78	121 79	122 7A	123 7B	124 7C	125 7D	126 7E	127 7 P
	ack ad)																
Dec.	Hex.																
0	0	8000	8D40	8280	8PC0	9100	9240	9380	94C0	9600	9740	9880	9900	9800	9040	9580	9200
1	1	8C10	8D50	8290	8FD0	9110	9250	9390	9400	9610	9750	9890	9900	9910	9050	9090	9ED0
2	2	8C20	8060	8EAO	8PZ0	9120	9260	9380	9480	9620	9760	9840	9920	9820	9060	9DA0	9220
3	3	8C30	8 D70	8EBO	SFF0	9130	9270	9380	94F0	9630	9770	9880	99 7 0	9830	9070	9080	9EF0
4	4	8C40	6D8 0	8ECO	9000	9140	9280	93C0	9500	9640	9780	9800	9A00	9840	3080	9000	9700
5	5	8C50	8090	8EDO	9010	9150	9290	93D0	9510	9650	9790	9800	9A10	9B 50	9090	9000	9710
6	€	8060	BDAO	02E0	9020	9160	92A0	9320	9520	9660	97A0	9820	9A20	9860	9C40	9320	9720
7	7	6C70	8DB0	SEP?	9030	9170	9280	93F0	9530	9670	9780	9670	9A30	9870	9030	5020	9730
8	8	8080	8DC0	8700	9040	9180	92C0	9400	9540	9680	97C0	9500	9840	9880	9000	9200	9740
9	9	8C90	8DD0	9 7 10	9050	9190	9200	9410	9550	9690	9700	9910	9A50	9890	9000	9210	9750
10	A	8CA0	9DE0	8220	9060	9 1A 0	92E0	9420	9560	96A0	97E0	9920	9A60	9BA0	9020	9220	9260
11	В	8CB0	8020	82 30	9070	91B0	9270	9430	9570	9680	9770	9930	9A70	9880	9070	9230	9 2 70
12	C	8009	3E00	8740	9080	91C0	9300	9440	9580	96C0	9800	9940	9880	9BC0	9000	9040	9780
13	D	8CD0	8210	8250	9090	91D0	9310	9450	9590	96D0	9810	9950	SA90	9800	9010	9E50	9790
14	E	8CE0	8E20	8 7 60	90A0	91E0	9320	9460	95A0	96E0	9820	9960	9AAO	9BE0	9020	9260	9 P A0
15	P	8C2*0	8230	82 70	9080	9170	9330	9470	9580	9 67 0	9830	9970	9ABO	9870	9D30	9270	92730
16	10	8D00	8240	8760	9000	9200	9340	9480	95C0	9700	9840	9980	9ACO	9000	9D40	9280	9 P C0
17	11	8010	8E50	SF90	9000	9210	9350	9490	9500	9710	9850	9990	9ADO	9010	9050	9290	92700
18	12	8D20	8Z60	SPAO	90E0	9220	9360	9420	95E0	9720	9860	9980	9AEO	9C20	90€0	9 E A0	9FE0
19	13	8D30	8270	82730	9020	9230	9370	94B0	9520	9730	9870	9980	9AF0	9C30	9070	9EB0	9 77 0

							c)	/linde:	•								
Decima Hexado	il: cimal:	128 80	129 81	130 82	131 63	132 84	133 85	134 86	135 87	136 88	137 89	138 8A	139 88	140 6C	141 8D	142 82	14:
	ack ud)																
Dec.	Hex.	1															ļ
0	0	A000	A140	A280	A3C0	A500	A640	A780	ASCO	AAOO	A340	AC80	ADCO	APOO	B040	B180	B20
1	1	A 010	A150	A290	A3DO	A510	A650	A790	ABDO	AALO	AB50	AC90	ADDO	AP10	B050	B190	B21
2	2	A020	A160	A2A0	A3E0	A520	A660	A7A0	MEO	AA20	AB60	ACAO	ADEO	AP20	B060	Blac	19.21
3	3	A030	A170	A2B0	ABPO	A530	A670	A780	abpo	AA30	AB70	ACB0	ADF0	AF30	B070	BlBO	B21
4	4	A040	YT80	A2CO	A400	A540	A680	A7C0	A900	AMO	ABSO	ACC0	AE00	PF40	B080	Blco	B30
5	5	A050	A190	A2D0	M10	A550	A690	A7D0	A910	AA5 0	AB90	ACD0	AE10	AF50	2090	BIDO	P3
6	6	A060	ALAO	A2E0	M20	A560	AGAO	A7E0	A92 0	AA6 0	ABAO	ACE0	AE20	AP60	BOAO	BlEO	93
7	7	A070	ALBO	A2PO	A430	A570	A6B0	A7FO	A930	AA70	ABBO	ACTO	AP30	AP70	BOBO	Blfo	83
8	8	A080	VJC0	A300	A440	A580	A6C0	A800	A940	AABO	ABCO	ADOO	AE40	APSO	2000	B200	B3
9	9	A090	Aldo	A310	M50	A590	A6D0	A810	A950	AA90	ABDO	AD10	AE50	AP90	B000	B210	B3
10	۸	AOAO	ALEO	A320	A460	A5A0	A6E0	A820	A960	AAAO	ABEO	AD20	AE60	APAO	B020	B220	234
11	3	AOBC	CTIA	A330	A470	A5BC	A6FO	A830	A970	AABO	ABPO	ND30	AE70	AFBO	30F0	B230	B3.
12	C	AOCO	A200	A340	A480	A5C0	A700	ASEO	A980	AACC	AC00	AD40	AE80	APCO	B100	B240	83
13	D	AGDO	M210	A350	A490	A5D0	A710	A850	A99 0	AADO	MC10	AD50	AE90	APDO	B110	B250	B39
14	E	AOEO	A220	A360	AGAO	A5E0	A720	A860	ASAO	AAEO	AC20	AD60	AEAO	APEO	3120	B260	BN
15	P	ACFO	A230	A370	A4B0	A5P0	A730	A870	A980	AMPO	AC30	AD70	AEBO	APPO	B130	B270	BN
16	10	A100	A240	A380	ASCO	A600	A740	A880	A9C0	ABOO	AC40	ADRO	AEC0	B000	B140	B280	934
17	11	A110	A250	A390	A400	A510	A750	A890	A900	AB10	AC50	AD90	AED0	B010	8150	B290	831
18	12	A120	A260	A3A0	MEO	A620	λ760	ABAO	A9EO	AB20	AC60	ADAO	VEE	B020	B160	B2A0	B31
19	13	YT 30	A270	A3BO	MPO	A630	A770	YSBO	A9PO	AB30	AC70	ADBO	AEFO:	3030	B170	B2B0	B31

Table 6-5j. Sector Addresses, Cylinders 90-9F

							СУ	linder			_						
Decima Hexada	l: cimal:	144 90	145 91	146 92	147 93	148 94	149 95	150 96	151 97	152 98	153 99	154 9A	155 98	156 90	157 9D	158 9E	159 97
	ack ad)					1											
Dec.	Hex.																
0	0	8400	B540	B680	37C 0	2900	B3.40	BB80	BCC0	BEOO	3274 0	C080	C1C0	C300	C440	C580	C6C0
1	1	B410	B550	B690	B700	2910	BA50	BB90	BCD0	BE10	327 50	C090	C1D0	C310	C450	C590	C6D0
2	2	B420	B560	B6A0	37E0	B920	BA60	BBAO	BCE0	BE20	BP60	COAO	C1E0	C320	C460	C5A0	C6E0
3	3	B430	B 570	B6B0	3770	B930	BA7C	BBBO	BCZO	BE30	BF70	C080	ClFO	C330	C470	C580	C6F0
4	4	B44 0	B580	R6C0	2800	B940	BASO	BBCO	BDOO	BZ40	BP80	COCO	C200	C340	C480	C5C0	C700
5	5	B450	B 590	B6D0	2010	B950	PA90	2300	B010	BE50	BF90	CODO	C210	C350	C490	C500	C710
6	6	B460	B5A0	B6EC	3820	B960	BAAO	BBEO	BD20	BE60	BPAO	COEO	C220	C360	CANO	C5E0	C720
7	7	B470	B5B0	B6F0	8830	B97 0	BABO	BBFO	2030	B270	BFEO	COPO	C230	C370	C4BO	C5F0	C730
8	8	B480	85C0	B700	B840	B980	BACO	BC00	BD40	B280	BPC0	C100	C240	C380	C4C0	C600	C740
9	9	B490	BSDO	B710	8850	B990	BADO	BC10	2050	BE90	BFT00	C110	C250	C390	C4DO	C610	C750
10		8430	3520	B720	8860	B9A0	BAZO	BC20	BD60	BEAO	BFEO	C120	C260	C3A0	CAPO	C620	C770
11	В	8480	B570	B730	8870	2980	BAFO	BC30	BD70	BEBO	BFFO	C130	C270	C380		C6410	C780
12	С	B4C0	8600	B740	8880	89C0	2800	BC40	BD80	BECO	C000	C140	C290	C3D0	C500	CS'+O	C790
13	D	B4D0	B610	B750	B890	B900	B810	BC50	BD90	BEDO	C010	C160	C280	C3E0	C520	CEGO	C780
14	B	BAZO	B620	B760	BBAO	B9E0	BB20	BC60 BC70	BDAO	REFO	C020	C170	C280	C320	C530	C670	C780
15	P	BAPO	B630	3770	8880	BSFO	BB30	BC80	BDCO	BFOO	C040	C180	C2C0	C400	C540	2580	C7C0
16	10	B500	B640	B780	B800	BA10	BB40 BB50	BC90	BDDO	RF10	C050	C190	C200	C410	C550	C590	C700
17	11	B510	B650	1	,	BA20	BB60	BCAO	BDEO	BP20	C060	CLAO	C2E0	C420	C560	CEAO	C7E0
18	12	B520	B660	R7AC	3820 3820	BA30	BB70	BCBC	BOFO	BF30	C070	C1BO	C2F0	C430	C570	CSEO	C770
19	13	B530	B670	B7B0	BOPU	BA30	1 20/0	i Bubu		1230	1 23,0						

Table 6-5k. Sector Addresses, Cylinders A0-AF

							Су	2.inder									
Decima Nexado	il: cimal:	160 A0	161 Al	162 A2	1(3 A3	164 M	165 A5	166 A6	167 A7	168 A8	169 A9	170 AA	171 AB	172 AC	173 AD	174 AE	175 AP
	ack ad)																
Dac.	Hex.																
C	0	C800	C940	CA80	СВСО	CD00	CE40	C2780	POC0	D200	D340	D480	D5C0	D700	D840	D980	DACO
1	1	C810	C950	CA9C	CBDO	CD10	C250	CF90	DODO	D210	D350	D490	D5D0	D710	D850	D990	DADO
2	2	C820	C960	CAAO	CBEO	CD20	CE60	CFA0	DOEO	D220	D370	D4A0	D5E0	D720	D860	D9A0	DAEO
3	3	C830	C970	CABO	JBF0	CD30	CE70	CP30	DOFO	D230	D370	D4B0	D5F0	D730	D870	D980	DAFO
4	4	C840	C980	CACO	∞∞	CD40	CE80	CPC0	D100	D240	D380	D4C0	D600	D740	D880	D9C0	DB00
5	5	C850	C990	CYDO	CC10	CD50	CE90	CPD0	D110	D250	D390	D4D0	D610	D750	D890	D900	D910
6	6	C860	C9A0	CAEO	CC20	CD60	CEAO	CPEO	D120	D260	D3A0	D4E0	D620	760ם	DBAO	D9E0	DB20
7	7	C870	C9B0	CAPO	CC30	CD70	CEBO	CPF0	D130	D270	D3B0	D4F0	D630	B770	D880	D9F0	DB30
8	8	C880	C9C0	C5600	CC40	CD80	CZC0	D000	D140	D280	D3C0	D500	D640	D780	DBCO	DACO	D840
9	9	C890	C900	CB10	CC50	CD90	CED0	C010	D150	D290	D3D0	D510	D650	D790	DBDO	DA10	DB50
10	A	CBAO	C920	CB20	CC60	CDAO	CERO	2020	D160	D2A0	D3E0	D520	D660	D7A0	DBZO	DA20	D860
11	8	C830	C9F0	CB30	CC70	CDBO	CESTO	D030	D170	D2B0	D3F0	D530	D570	D780	D870	DA30	D870
12	C	C8C0	CAOO	CB40	CC80	CDC0	C2F00	D040	D180	D2C0	D400	D540	D680	D7C0	D900	DA40	D880
13	D	CSDO	CALO	CB50	CC90	CLDO	CP10	D050	D190	D2D0	D410	D550	D690	D7D0	D910	DA50	DB90
14	E	CSEO	CA20	CB60	CCAO	CDEO	C2720	D060	DIAO	D2E0	D420	D560	DEAO	D7E0	D920	DA60	DBAO
15	P	C870	CA30	C3370	ССВО	CDF0	CP30	D070	DIBO	D270	D430	D570	0680	D7 7 0	D930	DA70	D880
16	10	C900	CM40	CB80	CCCO	CE00	CP40	D080	D1C0	D300	D440	D580	D6C0	D800	D940	DASO	DBCO
17	11	C910	CA50	CB90	CCDO	CE10	C2750	D090	D1D0	D310	D450	D590	D6D0	D610	D950	DA90	DBD0
18	12	C920	CA60	CBAO	CCEO	CE20	C2760	DOMO	DIEO	D320	D460	D5A0	D6E0	D820	D960	DAAO	DBZO
19	13	C930	CA70	СВВО	CCF0	CE30	CF70	DOBO	DIFO	D330	D470	D5B0	D6F0	D830	D970	DABO	DBFO

Table 6-51. Sector Addresses, Cylinders B0-BF

							S	linde	•								
Decima Hexade		176 B0	177 Bl	178 B2	179 B3	180 84	181 B5	182 B 6	183 87	184 B8	185 B9	186 Ba	187 BB	168 BC	189 BD	190 Be	191 BP
	ack ad)																
Dec.	Hex.						İ	1	1	ŀ							
0	0	DC00	DD40	DESC	DPC0	E100	E240	E380	E4C0	Z600	E740	E880	E9C0	EB0 0	EC40	ED80	EEC0
1	1	DC10	DD50	DE90	DETDO	E110	E250	E390	E400	E610	E750	2890	E900	EB10	EC50	ED90	EEDO
2	2	DC20	DD60	DEAO	DPE0	E120	E260	ESAO	E4E0	E620	2760	EBAO	E9E0	EB20	EC60	EDAO	EEEO
3	3	DC30	DD70	DEBO	DFFO	E130	E270	E3B0	E4F0	E630	E770	E880	E9F0	EB30	EC70	EDBO	ZEF0
4	4	DC40	DD80	DECO	E000	2140	E280	E3C0	E500	E640	2780	E8C0	EAGO	EB4 0	EC80	EDCO	EF00
5	5	DC50	DD90	DEEDO	E010	E150	E290	E3D0	E310	E650	E790	EBDO	EALO	EB50	EC90	EDCO	EF10
6	6	DC60	DDAO	DEEO	E020	E160	E2A0	E3E0	E520	2660	E7A0	ESEO	EA20	EB60	ECAO	EDEO	EF20
7	7	DC70	DDBO	DEFO	E030	E170	E2B0	E3P0	E530	E670	278 0	ESPO	EA30	EB70	ECB0	EDFC	EF 30
8	8	DC80	DDCG	D2'00	E040	E180	E2CO	E400	E540	2680	27C0	E900	EA40	E880	ECCO	EE00	EF40
9	9	DC90	DDDO	DP10	E050	E190	E200	E410	E550	E690	E700	E910	EA50	ZB9 0	ECD0	EE10	EF50
10	A	DCAG	DDEO	D#20	E060	BLAO	B2B 0	E420	2560	E6A0	E7E0	E920	EA60	EBAO	ECEO	EE20	Z7 60
11	В	DCB0	DDFO	DP30	E070	ElBO	E2F0	E430	E570	E6B0	E7F0	E930	EA70	EBB0	ECF0	EE3G	EP70
12	С	DCCO	DECO	DF40	E080	B1C0	E300	E440	E580	E6C0	E800	E940	EAGO	EBCO	ED00	EE40	2780
13	D	DCD0	DE10	D\$50	E090	EIDO	E310	B450	E590	E6D0	281 0	E950	EA90	EBDO	ED10	EE 50	EF90
14	E	DCEO	DE20	DF60	EOAO	ELEC	E320	E460	E5A0	E6E0	E820	296 0	EAAO	EBEO	ED20	EE60	EFA0
15	P	DCF0	DE30	D#70	EOBO	E1F0	E330	E470	E5B0	E6F0	E830	E970	EABO	EBF 0	ZD30	EE70	EP80
16	10	0000	DE40	DP80	EOCO	E200	E340	E480	E5C0	E700	E840	E980	EACO	ECCO	ED40	EE80	ZFC0
17	11	DD10	DE50	D290	EODO	E210	B350	E490	E5DO	E710	E950	E99 0	EADO	EC10	ED50	EE90	EFD0
18	12	DD20	DE60	DFAO	EOEO	E220	E360	E4A0	E5E0	E720	E860	E9A0	EAEO	EC20	ED60	EEAO	EPE0
19	13	DD30	DE70	DFBO	EOFO	E230	E370	E4B0	E5P0	E730	E870	E9B0	EAFG	EC30	ED70	EEB0	EFFO

Table 6-5m. Sector Addresses, Cylinders C0-CA

							9	linde	•								
Decin: Hexad	al: acimal:	192 C0	193 Cl	194 C2	195 C3	196 C4	197 C5	199 C6	199 C7	200 C8	201 C9	202 CA					
	eck ead)																
Dec.	Hex.													1			ļ
0	0	P000	7140	F280	F3C0	F 500	P640	2780	F8C0	FA00	FB40	PC80					
1	1	F010	F150	F 290	F3D0	P510	P650	₽790	78D0	PALO	PB50	PC90				1	Ì
2	2	F 020	P160	F2A0	F3E0	P 520	P660	F7A0	2820	PA20	PB60	PCAO]
3	3	F030	P170	F28 0	P3P0	P 530	P670	P780	7870	PA30	PB 70	PCB0			İ		
4	4	F040	F180	F2C0	P4 00	P540	P680	P7C0	F900	FM40	PB80	PCCO				1	
5	5	F050	F190	F200	P410	P550	7690	P700	F91 0	FA50	789 0	PCD0				1	1
6	6	F060	FLAO	P2E0	F420	P560	P6A0	P7E0	P920	PA60	PBAO	PCE0				1	
7	7	F070	F180	P2F0	7430	F 570	7680	F7F0	F930	FA70	7880	PCFO		1		1	
8	8	F080	F1C0	F300	P440	F580	F6C0	P800	P940	PASO	PBCO	PD00	ĺ			1	
9	9	F090	P1D0	F310	7450	P590	F6D0	P810	P9 50	PA90	PBDO	PD10			ļ	l	
10	A	FOAO	Fleo	P320	F460	P5A0	P6E0	P820	P960	FAAO	PBEO	FD20			ļ		
11	В	FCBO	P1P0	¥330	¥470	P5B0	P6P0	F630	2970	PABO	PBF0	PD30	ļ	1	l	l	
12	c	FOCO	F200	F340	F480	P2C0	₽700	F840	F980	PACO	₽C00	₽D40					1
13	D	PODO	F210	P350	P490	F5DC	P710	F650	F990	PADO	PC10	PD50		i	1		
14	E	POEO	F220	F360	P47.0	P5E0	P 720	P860	P9A0	PAEO	PC20	PD60		1	-	1	
15	P	POPO	F230	F370	7480	P5P0	₽730	P870	F980	PAPO	PC30	PD70			j	1	
16	10	F100	P24 0	F380	F4C0	P600	2740	P880	P9C0	PBOO	PC40	FD80			}	İ	
17	11	F110	F250	F390	F4D0	P610	2750	P890	7900	PB10	PC50	PD90		1	1	1	
10	12	F120	P260	F3A0	P4E0	P620	F760	PBAO	F9E0	PB 20	PC60	PDAO			ĺ	1	
19	13	F130	270	F3B0	PAPJ	P630	₽770	F880	P9F0	PB30	FC70	7080			1	l	ı




APPENDIX A MICROPROGRAM FLOWCHARTS


A.1 GENERAL


This appendix contains the flowcharts for the microprogram logic. The first flowchart is the keychart. Each rectangular block represents a subroutine. The first eight blocks indicate the initiating routines for the eight operational functions of the controller, which are:


- Seek
- Restore
- Write
- Format Track
- Read
- Read Track Descriptor
- Verify
- Read Status


Starting from the idle state each operation is started with the initiating routine. *Under* it are listed the various subroutines that *are* needed to implement the function. Each subroutine cross references to the succeeding flowcharts where the particular subroutine can be found. After each subroutine, a check is made for proper execution. At the successful completion of the entire operation, the controller reverts back to the idle state.











































A-17






A-19/(A-20 blank)

APPENDIX B DISC UNIT TEST FLOWCHARTS


B.1 GENERAL


This appendix contains the flowcharts for the Disk Subsystem Reliability tests subset of the DISC UNIT TEST program. The following is a listing of the test flowcharts.

- Dl Format Track Test.
- D2 Write Command Chaining Test.
- D3 Verify Test.
- D4 Read Command Chairing Test.
- D5. Write/Read Data Chaining Test.
- e D6 Sequential Seek Test.
- o D7 Incremental/Decremental Seek Test.
- e D8 Random Write/Read Test.





Flowchart D1. (Sheet 1 of 4)






Flowchart D1. (Sheet 3 of 4)







Flowchart D2. (Sheet 1 of 2)




Flowchart D2. (Sheet 2 of 2)




Flowchart D3




Flowchart D4. (Sheet 1 of 2)



Flowchart D4. (Sheet 2 of 2)







Flowchart D5. (Sheet 2 of 2)

GIB INFORMATION SYSTEMS


11109




Flowchart D6. (Sheet 1 of 3)




Flowchart D6. (Sheet 2 of 3)



Flowchart D6. (Sheet 3 of 3)




Flowchart D7. (Sheet 1 of 2)




Flowchart D7. (Sheet 2 of 2)

GIB INFORMATION SYSTEMS


12114



Flowchart D8. (Sheet 1 of 3)



Flowchart **D8.** (Sheet 2 of 3)



Flowchart D8. (Sheet 3 of 3)

APPENDIX C LOGICS/SCHEMATICS

C.1 GENERAL

This appendix provides the logic diagrams for the PDC and DCI boards, the IOL, PLO, SMX, MUX and PSQ logic cards, and schematics for the Disk Interface Power Supply.

The diagrams are preceded by Figure C-1 and Table C-1. Figure C-1 catalogs the logic symbols used in the LD's and gives their truth tables. Table C-1 provides a listing of the logical function(s) implemented by each IC module.

PDC Board - GTE/IS engineering drawing 300337.

- Sheet 1. Revision page.
- Sheet 2. IC map.
- Sheet 2.1. Board Layout.
- Sheet 3. Mnemonic glossary.
- Sheet 4. Connector pin assignments.
- Sheet 5. Waveshape and timing diagram.
- Sheet 5.1. Microprocessor decode ROM.
- Sheet 6. Main data loop logic.
- Sheet 7. Main data loop (continued).
- Sheet 8. ALU-Code decoding and carry flag.
- Sheet 9. Program counter and control logic.
- Sheet 10. Instruction register and OP-code decode ROMs.
- Sheet 11. I/O data drivers/receivers.
- Sheet 12. I/O bus drivers.
- Sheet 13. File and push down stack.
- Sheet 14. Clock generator, I/O controls and stack counter.
- Sheet 15. Branch condition logic.
- Sheet 16. Branch and I/O Control logic.
- Sheet 17. Interrupt logic.
- Sheet 18. Control memory.
- Sheet 19. Interrupt sync and strobe generator.
- Sheet 20. DOB receivers and DMA data registers.
- Sheet 21. Address, interrupt and ICI patches.
- Sheet 22. CPU command decoding.
- Sheet 23. Command EKO logic.
- Sheet 24. CPU interface control logic.
- Sheet 25. DMA data/address selection and DIB drivers.

- Sheet 26. DMA address register and microprocessor data bus gating.
- Sheet 27. DMA Sequence logic.
- Sheet 28. DMA sequence logic (continued).

DCI Board - GTE/IS engineering drawing 300352.

- Sheet 1. Revision page.
- Sheet 2. IC map.
- Sheet 3. Mnemonic glossary.
- Sheet 4. Connector pin assignments.
- Sheet 5. Jll, Jl2, Jl3 receiver/driver logic.
- Sheet 6. J3 receiver logic and signal decode.
- Sheet 7. J3 receiver logic and signal decode (continued).
- Sheet 8. Bit Counter.
- Sheet 9. Address Mark detection.
- Sheet 10. FIFO register logic.
- Sheet 11. Read/write multiplex logic.
- Sheet 12. Track format logic.
- Sheet 13. Track format logic.
- Sheet 14. Sync logic.
- Sheet 15. Index/sector detection.
- Sheet 16. CRC read/write multiplex logic.
- Sheet 17. CRC register.

PSQ Card. GTE/IS engineering drawing 300112.

- Sheat 1. Revision page.
- Sheet 2. Schematic diagram.

IOL Card. GTE/IS engineering drawing 300332.

- Sheet 1. Revision page.
- Sheet 2. IC map.
- Sheet 3. Mnemonic glossary
- Sheet 4. Connector pin assignments.
- Sheet 5. Serdes logic.
- Sheet 6. Write logic.
- Sheet 7. Write logic (continued)
- Sheet 8. Write clock generation.

MUX Card. GTE/IS engineering drawing 300333

- Sheet 1, Revision page.
- Sheet 2. IC map and mnemonic glossary.
- Sheet 3. Multiplex logic.
- Sheet 4. Multiplex logic (continued)
- SMX Card. GTE/IS engineering drawing 300334.
 - Sheet 1. Revision page.
 - Sheet 2. IC map, mnemonic glossary and connector pin assignments.
 - Sheet 3. Driver/receiver logic.
- PLO Card. GTE/IS engineering drawing 300364.
 - Sheet 1. Revision page.
 - Sheet 2. Schematic HC PLO boaru.
 - Sheet 3. Schematic HC PLO board (continued).
- Disk Interface Card File Power Supply, PN 350045.

Power Supply Schematic, drawing 101701.

Remote Sense Power Supply Schematic, drawing 12-101550.

Overvoltage Protection Device Schematic, drawing 101017.




Figure C-1. Logic Symbols used in the Logic Diagrams (Sheet 1 of 3)




Figure C-1. Logic Symbols used in the Logic Diagrams (Sheet 2 of 3)




Figure C-1. Logic Symbols used in the Logic Diagrams (Sheet 3 of 3)

Table C-1. IC **Module Functional Description (Sheet** 1 of 2)

Module	Description
IC, 93415	1,024-bit RAM, 1k x 1 bit
IC, SN7400	Positive NAND gates
IC, SN7402	Positive KOR gates
IC, SN7404	Positive NAND gates/with open collectors
IC, SN7408	Postive AND gates
IC, SN7410	Hex Inverters
IC, SN7413	Schmitt-trigger Pos NAND gates/inverters
IC, SN7414	Schmitt-trigger Hex inverters
IC, SN7420	Positive NAND gates/inverters
IC, SN7425	Positive NOR gates
IC, SN7430	Positive NAND gates
IC, SN7438	Interface buffer gates
ID, SN7442	BCD-Decimal decoder
IC, SN7462	Expanders
IC, SN7474	Flip-flops, D Type
IC, SN7485	4-bit magnitude comparators
IC, SN7486	Exclusive OR gates
IC, SN7489	64-bit read/write memory
IC, SN74107	JK Flip-flops
IC, SN74108	TK Flip-flops, edge triggered
IC, SN74121N	Monostable Multiviagator
IC, SN74122	Retriggerable monostalis multivibrators
IC, SN74151	Multiplexer/data-selector
IC, SN74153	4-to-1 Multiplexer/ Rta-selectors
IC, SN74154	4-to-16 demultiplexer@/decoders
IC, SN74157	2-to-1 Multiplexer/data selector
IC, SN74161	Synchronous 4-bit counter
IC, SN74175	D-type Flip-flops
IC, SN74181	Arithmetic logic unit
IC, SN74191	Synchronous up/down counter
IC, 5N74197	50/30 MHz Presettable Decode/binary counters/latches
IC, SN74198	8-bit shift register

Table C-1. IC **Module Functional Description** (Sheet **2 of 2**)

Module	Description
IC, SN74221	Monostable multivibrator/Schmitt triggered input
IC, SN74298	2-input multiplexers with storage
IC, SN74H00	Positive NAND gates
IC, SN74H01	Hex inverters
IC, SN74H04(A)	Hex inverters with open collectors
IC, SN74H05(A)	Positive NAND gates/inverters
IC, SN74H10	Positive NAND gates/inverters
IC, SN74H11	Positive AND gates
IC, SN74H20	Positive NAND gates
IC, SN74H30	Positive NAND gates
IC, SN74H40	Buffers/Clock Drivers
IC, SN74H53	Expandable gates
IC, SN74H74	D-Type Flip-flop
IC, 8N74S00	Positive NAND gate inverter
IC, SN74S37	Interface buffer gates
IC, SN74838	Interface buffer gates
IC, SN74S124	Voltage controlled oscillator
IC, SN74S138	Decoders/demultiplexers
IC, SN748153	4-to-1 multiplexers

	REFERENCE DOCUMENT							
TYPE	ASSEMBLY	TEST SPEC						
ı	104012	25073/						
2	104103	250731						
3	104103	250731						

	DEATHPRIBLE		
TYPE 1	SEETS 1-30	COPILT R	712 ON SHT.24
	SHEETS 1-28		
TYPES	SHEETS 1-28	(OM!T R	72 ONSHT E4)

MICROPROCESSOR UNIT	SHEETS 5-19
I/S 1000 INTERFACE	SH EETS 20-28
LINE TABLE MEMORY	SHEETS 29-30

	GTEATS PAN	AF.DES	4
A VCC (PIN IL) = +54; (PIN 9) = ONO.	800095 800080	4F 4E	I Z
1. ALL SYMBOLS ARE PER GTE/IS CRAFTING STANDARDS MANUAL.	8000M 8000/5 800043	U.S.B.	3
3. ALL CAPACITOR VALUES ARE IN MICROFARADS.	8000/7 830094	78 UIT	3
2. ALL RESISTOR VALUES ARE IN CHING, ±5% Hrv.	800004	7W	1 3
1 DELETED			

MOTES: UNLESS OTHERWISE SPECIFIED

SPARE CIRCUITS

2332565

METERENCE DESIGNATIONS USE USED NOT USED							
C106 R26							
41							



XI XZ. A3

* 1

2 3070 Uh 21 3258 42 21 3257 42 2 A 3490 Ut C 3035 30 11 4134 50


T O 3 1 S 5 - 2 U Y Q - 1 2

			1	0 3 1	L O J) - 2 U I Q	- 1 2	,
			ANY	ED. AD.	ées.	DESCRIPTION		k
			X1	1	900			2
			MZ	#	1000	ABASED (MEDIAN		F
			13	-	MA	AT THE REAL PROPERTY.	1	þ
REFERENCE DOCUMEN	T		1	l				l
TYPE LASSEMBLY TEST S	PEC		X4	18	1-7-70	CHARLETT CHES 4/44	80	9
1 104012 2507	31		8	+	1/4/15	क्षा प्रशासन्त । अस्तित्व क्षा प्रभावन	4	Y
2 104103 2507				3078 3258	lph	SORCIA PLET REL		
3 104103 2507	<u> </u>		尳	3257	1497	AMOUNTAL PEL	रा र	1
			2 C	3696		5EE E.O.	是	
PROGRAPHIBLE DEVICE CONTROL			定	4234		SEL E.O.	137	Y.
THRE I SHEETS 1-30 (OMIT RIZ ON S THREE SHEETS 1-28	711.C4A							
TYPES SHEETS 1-28 (OMIT RIZ ONSA	T 24)							
MICROPROCESSOR UNIT SHEE	15 3-79 CTC 20-28							
	5 29-30							
LINE BADEL WICHOUT JAKES	3443							
			A	A				
			21	51				_
			5	\rightarrow	-	BAAAB		
			4	17 /8 /			27 28 A	
			¥,	B IC /	٦	7 8 9 10 11	12 19	-
	SPARE CIRCUITS	ALPENEL DESIGNATIONS	É	544	et. AL	THON STATUS		_
	GTEMS AN MET DES	ANT INTERPORT	100	AND PARTY AND PARTY.	mi m	THE STATE OF THE S		•
	800095 4F 1 800080 4E 2	CIOS CI R25	75		_			_
4 ALL SYMBOLS ARE PER GTE/IS	8000H IN ADMUNE 3 8000Y5 USB 3	21	Ē	85			مفاليه	_
CAAFTING STANDARDS MANUAL.	8000/5 U.SB 3 8000/3 77/08 2 8000/7 78.UI7 3		4	1		9		_
3.ALL CAPACITOR VALUES ARE IN INTERPERADS. 2.ALL RESISTOR VALUES ARE IN OMIS, 25% For.	830096 U58JBI 8					4 INFORM System	_	Ħ
E. MIL MESISTON WILLES THE SAT CONTROL OF PER	800004 7W 5		1		1	LOUIS LYNEAUS	<u> </u>	_


1 DELETED


MOTES: UNLESS OTHERWISE SPECIFIED

C - 9




TO31S5-2UYQ-12







C-12


404404	CLASCASY	MARINA	IC GLOSSARY		PREMON	TC GLOSCARY	/9/	EMMIC	GLOSSMRY
MNEMONI BERONE SOURCE	C GLOSSARV DEFINITION	ANDRONE SOURCE	DEFINITION .	HAT WATER		DEFINITION	/MEFENERS	SOURCE	DEFINITION
	ACCUPALLATOR OUTPOT	JE (0-15) 25	DEVINE THEOR BUT	EXTRES		COTOMIL MONTHLESSER MESET	PUWE	9A2	AND THE PARTY OF
1(0-7) 7AI	ACCUPILLATOR GOITO	DIRBOUT 25C4		F(0-7)	/3	FILE QUIPUT	R+	1LCZ	PULL-UP
		DINI HC3	DECACE INT DUSTRUCTORN	FME	1444	FILE MEMBRY ENRIBLE	ROS	2282	MEDIEST DEMIE SMITH
CC(0-1) 7A3	ACCUPALITIES CONTROL		DECADE I/S INSTRUCTION	FSTCLK	HBI	FRST CLOCK	ROSEN	2284	ROS OSIMPRIO ENRELE PL
0(0-9) 29CI	NUMBEY NODECSS LINES (0-9)	DTØ 1081		FINE	/3C3	FILE WRITE EMBLE	ROSEIGO		ROS COMMEND LONG
DR(0-5) 2/83	PATCH SELECTED DOOR'S MODES	DIGIT 14C4	DECODE I DI INSTRUCTION	GOZA	1604	HART OR THE INSTRUCTION	READ		DAN REND CYCLE
RDRIX 2285	DECREED ROOMESSES IN THRU 31	DIWE IOR2	CECUTY THE ENGLISH RECEIVED	I(D-15)	10	JUSTRUCTION RELIGIER OUTPUT	RENE		PESET INCOME PART BASIS PA
10RZX 2283	DECEDED REDUCESSES 32 THRU 47	DMARDS 2783	DAM NODRESS GATE	ICI	2282	DESIGNATE CHOCK DESIGNATION	RENT		THE THE STATE OF T
DRDC 2283	CT - 121	DANDTO 27A3	OMA DATA BATE	ICIONT		ICI DATA		1483	
UNO/0-5 845,865	ACCUMULTURE D-KAIR ROOKESS	DPACWI 28A3	OHA CLEIR-WATE RIGHT BYTE			ILI ENABLE	RTBYTE	2884	
WO 7) 783,704		DAGRLD 27A3	DAA LBAD	ICTEN		ICI CONVINUO ECHIO	RAW	2202	READ/WEITE
PATINC 22CI	ACCORES REGISTER INCREMENT	DMHCHI ZIA3	DAN CLERR-WRITE LEFT BYTE	TIEKS		DISTRICTION LONGS ARRUNULTIPA	SCEN	HB3	STRCK CLECK ENACE
RRL(0-7) 26	MARY MESTER LAND MES (0-7	DMRP0-3 288	DAN PROJECTY LINES 17MUS	TLAC	7/4		SCK	H85	STACK CLOCK
ARLLD 2201	RODRESS REGISTER LINER LINED	ـــــــــــــــــــــــــــــــــــــ	\	INTEN	16C2	DE DESTRICTION PLIP FOR CONTROL	SETZINT	2201	SET INTEREUPT
9940-7) 26	PLOSESS RELIGIES WHEN MITS (0-7		DMA SEQUENCE		19C2	INTERRUPT - MICE STREET	862F	1603	70 70 70
RAULD 22CI	ADDRESS REGISTER UPPER LAND	DMAST 28A3	DMA STRUBE	207		24 PART EUS, LINES (04-16)	SHIN	781	SIGIT IN ACCUPATION
92ERS 1583	ACCUMULATER IS ZERB	DUCHES ZTAI	DPACLERR-WITE INC. SHIT PUTPUT				SIFK	1763	SET IMPERIUPT PLIP-P
AZL ISCA	ACTIVITIES LOWER FROM BLIS FOR ZEL	DAMAS 2883	DAM MEMBRY START	THO(0-7)		I/Ø DATA	STOF		
AZU 15C4	MODIFICATION UPPER PARK ELTS AND ZELL	DAYSES 27A4	DAN MEMBRY STRET	IBFF	16A7Z	I/O FLIP-FLOP		16R3	
BFA 1684	BRIEN FLIPHAP CHARL THPU	DMAS 28C5	READ DATA ALMEST READY	IGLCK	15B4	IN DATA LATCH (LICK	sees.	2464	SYSTEM RESET
BFF 1682	AMERICAL PROPERTY AND PAIR BY	OMPSOL ZEC-4	DMBS DELAYED	IQLZ	/5B4	THE DATA LATCH ELRO	SP57-1	1214	
BRDY HBI	BUS REROY IN.	DAPIN 2882	DMA PRIBRITY INPUT	ISTRB		INTERNAL STRUBE	STRB	24R5	
BNRLD 3084	BYTE NUMBER REGISTER LARGE	DAPAUT 2882	DMA PRIDRITY SUTPUT	IWE	IOR3	DISTRICTION ASSESSED WITE EARLY			
BUSVEN 2783	BUSY ENABLE	DMRQ 2703	DMA REQUEST	INER	IOF4	THE PHABLE TO	STREKT		
CFF 8CI	CARRY FLAG FLTF-FLEP	DARONS 2783	DAN REGUEST ONE-SHOT BUTPUT	KFB-KF	2 2283	K- FIELD, CPU BUS	STRUBL		
CFTH BC4	CARRY FURG INPUT SELECTED	DMR8 2782	DMA RESPONSE	LEBYTE	Z8R4	WESTE LEFT BYTE	SU(0-7)		STACK UPPER
	CARRY INTO ALU BIT 3	DARSEN 2783	DAR RESPONSE ENRELE	LNRLD	3081	LINE NUMBER REGISER LOAD	SWE	1385	STACK WALTE ENABLE
IN3 784	CABRY INTE ALL BIT 7	DMR565 2784	OM RESPONSE ANE-SHOT AUTPUT	LWEIR-C	984	PRIMARY CHANGE LAND ENTELLE	SYRST	22AZ	SISTEM RESET (O'U BUS S
CINT TCZ		DADONO-I) IORI	DECADE MULALINE SELECT	MAZNO		MENERY ADDRESS DUCKENENT	TFF	HCZ	TIMENG FLIP FLAP QUIP
CLI MCI	MASTER CLOCK PHASE I	OMIBIO-II IORI	DECIDE FILL BLINE SELECT	MD(0-15		MEMBRY DATA	ULIMB-ULIM	C 9A4	LIPPER POPULATION CHIMITER
CL2 14C1	MASTER CLICK PHASE 2		LINES 00-15 (CPU aug)	ADIEN		POWERY SUIPUT DATA ENRALE	XINK	1782	DIFFERENT ACTUME CAN
CLK 1284	CLOCK SENT TO IN (CLI - REDRIVEN	DPCE 10B1	DECADE PRAGRAM CAMBER BURST	PERNE		MEMERY WRITE ENABLE	INTR	2483	
CMOFLG 24A4	CAMMAND I'LRG	DPLWE 1081	OF THE PARTY AND DESCRIPTION OF THE PARTY AND PARTY.	MEMNE		WRITE INTO MEMBEY	PIN 14	903	PRISO CALNITER INPUT
COUT 785	CRRRY BUT BE ALU	OPER 1081	DECROE PUP INSTRUCTION	PIT	1501	MET TEST CONCENTION (TEST TRUE)	CMT	15C2	
CPUISL 2281	CPU INTERFACE SELECT		CURRY STATE CHARLES	PLR10-7		RULTIRLEXED A BUS	CMOSEL		CHITREL MEMBER DIS
CRT(1-4) 15R4	CARRY FLAG UPDATE	DRDI-IN 24A3	DANG CLE-R-WRITE DELINED	MIB(0-7	1 6	ANTIADED B BUS	DRLO-7		2 DATA REGISTER LINES
CUP 884	CARRY FUNG UPONTE CLOCK	DETOSL Z481	DAM BELSTER DUPUT DATA SELECT	ØF0-0F2	22A4	O- FIELD , CPU BUS	DRU0-7	200010	2 DATA REGISTER LIPPE
CUPCK 883	DEVICE ADDRESS LINES	DRLLD ZZCI	DATA REGISTER LINER LINE	ØSC.	17A3	OSCILLATOR	DISK	2403	DESK CONTROLLER US
DA(0-7) 12			DATH REGISTER UPPER LIND	AC (OI-O	9	PROGRAM COUNTER CARRY	SBFA	16.53	SET BFF SIGNAL
DACC IDAI	DECROE ACCUPULATER COMPAN	DUNCO 1081	CANOLURI DECADED.	PCE	9:23	PROGRAM COUNTER ENABLE	CMT	15C,	CONDITION MET
200-DA05 21C5	CHARLES COLORS C		CENDITION DECEDED. DECEDE WAIT INSTRUCTION	PCE(12		ANGEROM CHIMITE FARRIF	DRL (0-7) 20	DATA RESISTER LINNER
AII (5-7) 22C3	THIS TAR LAT	DWAIT 14C3	EXCECUTE DEVICE FUNCTION	4 1			DRU (0-7	20	DATA REGISTER UPPER
DALSO-3 BAI	DECORDE ALLO FUNCTION CONTROL		EDF INITIPLIZE COULD COMMON	PFFIP	2705	POWER ROLLING IN PROGRESS	DALM	BAI	DECODOE ALLI MADE CONT
DCIN7 882	CARLY IN TOBIT 7	EDFINI ZZAZ EDFRST ZZAZ		PID	1763	INTERNAT DISTRUCTION DECODE	38FA	1684	SET BFF PLIP-FLAP
DALM 8B2	DELTATE ALLI MANDE			P(00-15	1 9	PRESONN CONTER BITS	SELECT O	7 18C4	CHATRIL MEMBERY ONP SE
DODL 1081	DELLANE DATA DESECTION LIDA		ECHO	PLNE	983	MORRAL CHAIRER LANGE WETTE ENAB	E STRB+A	HBI_	STRIBE ENABLE
DOL HAI	DIR DURETTEN LINE I/G			PUSH	HASAM	PUSH INSTRUCTION DECODE			I
DDBC 1081	OTTHE DE CHICITISM DISTRICT		ENABLE INTERUPT	1			COST COM	-	
DECADR 2163	DECROE FILE WESTE ENABLE		ENTERNAL THEREIT PROPERTYCES	1			52483	/1106	LOCKE DEFIGERATA - CREMINELE DEVICE POLLER :
DFWE NOBI	WESTE PILE MICHE EMILE	EX TANTILED		-			SCALE ANGLE	I COMI	
							BHEST 3		c 300337
									1 Soi6 R





C-14







































































C - 3 9






C - 4 1









C - 4 3

	_		8	<u> </u>	D		F	н	K	 				٦	
	10	800175 74151	PATCH	800175 74151	SPARE	50	0062 H3B	800006 7430	SPARE	584	M ARE	SPARE	SMRE	0	
	,	800173 74151	800066 7436	800173 74151	830096 PUP	800004 7404	800004 7404	800005 7420	SPARE	SPARE	SPARE	9000 <i>0</i> 4 7404	8300% TERM	9	
	8	800173 74151	8 <i>0</i> 00 66 7438	900173 74151	80004Z 7489	8 <i>0</i> 000 6 7430	800003 7410	800000 7400	800186 74221	ı	0201 151	800066 7438	80000 4 7404	8	
	,	800173 74151	8 000 80 74 08	800173 74151	800042 7489	1	0060 1154	800080 7408	800049 7474	800088 74175	80008 <i>8</i> 74175	80000° 7404	830095 TERM	7	
	6	800004 7404	800168 7485	SPARE	800005 1420	800004 7404	800088 74!75	800005 7420	80 <i>000</i> 4 7404	800064 7415 7	800064 74157	800004 7404	830095 TERM	6	
	9	830095 TERM	8 000 O 4 740 4	800000 7400	800004 7404	SPARE	8 00005 742 <i>0</i>	80 00 06 7430	800000 7400	800064 74157	800064 74157	800066 7438	8 <i>00066</i> 7438	5	
		83 <i>0</i> 095 TERM	90000 1 7404	800004 7404	800096 7412	300049 7474	8 00 00 05 74 2 0	800003 7410	800000 7400	800064 74157	800064 74157	800066 7438	8000 66 7438	•	
	3	830095 TERM	800004 7484	800 <i>0</i> 80 7408	800052 74161	800092 74107	800092 74107	800003 7410	800186 74221	8 0 0 0 0 4 74 0 4	800088 74175	800088 74175	80D044 7486	3	
	Z	800049 7474	800088 74175	800088 74175	600092 74 <i>1</i> 07	800049 7474	800 <i>00</i> 3 ?410	80 <i>0006</i> 7430	800049 7474	800095 7402	800088 74175	800088 74175	800044 7486	2	
		Spare	800088 71175	8 00088 74175	800080 7408	SPARE	600000 7100	800092 74 <i>1</i> 07	800093 74108	800080 7408	800000 7100	800049 7474	SPARE	•	
	L	۸	8	C	D	E	F	н	К	L	M	N	R	ل	


	19 00 E	DEFENTERN	WHERMS	ANERA Tallact	MIC GLESSARY DEPLETION	ma .	ELEKT.	INTER GLESSAN	}
MET	ANI, MAI MEI	MORESS WALK CHUNT	DDRV	\$83	DAUBLE DENSITY DAIVE	SR		fify butput ready	1
AMET	1351	ABONESS MARK BETECTION	DZEN		DATA LUPUT EMBLE	PKCUS		FACK CHANGE STATUS	4
MAPIES	13A3	ADDRESS MARK SINE	DSENR	583	DAINE REFEL ENDER	RATER	13CI	ME ENVE	1
AMAIST	1484	ABBRESS MARK RESET	EFIFS	1544	ENABLE FIF#	RODA		DEAD BATA BATA AREA	1
angs	1463	ADDRESS MARK & SYNC BYTE FRUHD	ENDAMO	1382	END ADDRESS MARK DETECTION	RODAT	583	READ BATA	1
ATTUHO-7	385,5C5	GATED ATTENTISM LINE	ENDCYL	5A3	END OF CYLINDER STATUS	ADHA	1304	READ DATA HOME ADDRESS	1
BC 4.6.7	983,923	DECADED BIT CAUNT	ENBIX	681	ENVETE INDEX	ADRH	1364	READ DATA RECURD HEADER	1
atto-z	1200	BIT COUNT	FOEVA (2,4		DRIVE ADDRESS	ROTO		READ DATA TRACH BESCRUTØR	1
SADY	764	BUS READY	FIF# 0-8	MBLHCI	FIFP OUTPUT BLT	SBYT	-		1
ZUSY	563	ausy status	FINHCK	1282	Імпэт сіфск	SECIOX			1
CKA	5A3	CLOCK PHASE A	FSTIDX	1564	FIRST INDEX	12		SHIFT IN CLUCK FUR REGISTER	4
CKB	5A3	CLOCK PHASE B	GCLR-A	GA+	GENERAL CLEAR A	SIXST	1503	SECOND DIDEX STATUS	1
CHE	1582	CLECK FOR FIFE	GCLA-B	GAS	GENERAL CLEAR B	SIGNC	583	SEEN INCEMPLETE STATUS	1
CHFI	ISAZ	CLOCK FIFD SHIFT IN	GDA49C	HA3	LIMERAL AN DEVICE MERKESS 49 CEAR	580-7	10EF19C	SHIFT REGISTER BIT	1
CKFB	15A1,1548	ciden fift shift but	INDEX	563	DIBEK STATUS	SAST	GAS	SYSTEM RESET	1
CHSR	1593	CLOCK SHIFT REGISTER	1#DO-7	8	DIPVT/ØUTPUT DATA BUS	SRIPDO-7	BB4,UC4	SUIT REGISTER INFIT APPUT DITA TH	4
CFK	7A5	CTRCK	IR	HAB	FIFG IMPUT READY	STB	784	STREET FAR DATA	1
CMTRL		CONTROL TAG	LDSR	1583	LAND SHIFT REGISTER	STEYL	189	SET CYLINDER TAG	1
CR00-15	TAY, 1781	CYCLIC REGISTER BIT	LDSRC	1583	LAND SOLFT REGISTER CLOCK	STINED	586	SET HEAD TAG	1
CRCLK	1704	CHE CLACK	MEMO-7	983.9C	COMPAN WEMARY BIT	SWFMTP	SAS	SWITCH FIRMAT PROTECT	1
CACSEL	1764	CAC SELECT EVEN ON FOO LYTE	MEMEN	754	CONTROL MEMORY ENABLE	SYNC	I4AI	SYNCHRANTZED	1
CSAST	5A3	CONTROLLER SYSTEM RESET	MEMWE	984	CONTROL MEMBRY WATTE EMALE	UNSAF	583	UNSAFE STATUS	1
BA 0-7	7A4 /5	DEVICE ADDRESS	ME#10-7	LEQUEC 4	mux even ør ødd cac	WAR	1283	WRITE AMPRESS MARK	1
DA 00-07	7A5, 785	DEVICE ADDRESS	MWRO-7	P 85%(8	MUX WRITE OR READ CAC	WESEN	583	WRITE CURRENT STATUS	1
OA4X	7C3	DEVICE ADDRESS	NACTK	583	NG CLEEK	WRETE	1584	WRITE MADE	1
DA41,42,44		DEVICE ADDRESS	BDA4A-4	7AZ	SUTPUT DEVICE ADDRESS	WRIDAT	5CI	WRITE DATA	_
DBUS	662	DRIVE BUS	#DA40-4	7A2,782	SUTFUT DEVICE ADDRESS	AMZER#	ISA3	ADDRESS MARK ZER#	J
DOL	785	DATA DIRECTION LINE	BNLIN	5C3	ON LINE STATUS				







C - 4 7











C - 4 9




























C-59/(C-60 blank)

;	NOTES: UNLESS OTHERNSE 1, ALL DIODES ARE TEMPO A 2.41 f K2 ARE TEMPO A 3. ALL TRANSSITIES ARE THE 4. ALL RESISTES ARE IN AND 5() DESIGNATES TEST POINT ON THE CIRCUIT BOARD.						0 80000 0 870025 726 1/4w,5%		
		laanan.	haman				1.42		
		003036	_	_		-	1		
	A	200494	SAL.		CRIB TO SHT E	AT MR.	3		
	XS	\sim	414/71	ADDE	D CRII,CRIZ(R	79	3		
		_	1.4.	REMOV	ed CB,A9 Was	1'	ا عا		
					15 1004,780 W 4.7K, C3 WAS	9	1		
					90V IS IZOOM! DED CONN PIN		1 1		
		l	1	то сом	, ON 12 VAC COM	1			
		L	<u> </u>	PIN 441	MS45,46 WAS4				
	K2	_=_		ARC N	MATLATIFE	_			
	MEV.	60.80. WICES	DATE		MESCRIPTION	9484	_ CHEST		
	TULB	~	-	_	MOLES: VIP III MERINAT ORGAN	IE DIV : 1	-		
	There				This is the same of the same o		\neg		
			\geq			<u> </u>	$\boldsymbol{>}$		
	(CHIN)	Manual Manual	76.7		NOT METARY INFOR	ATION			
	AFF	04)//	1/1/2	C	STE		1		
	APP	7			FORT	ATT	an		
	AFF		1/2F	S	YSTEI	5			
ASS'Y DWG		C C	11112		MATIC .				
101528		l	20	AIER	SEQUENC	e ez	o		
TEST SPEC. 250145	BEAL			8	30011	2	C.		
23013	9466	' / '	72	لكا					

C - 6 1




C - 62




C-63







T O 3 1 S 5 - 2 U Y Q - 1 2




C-65





C-66




C-67














CHED LOCKTION CHID LOCATION DE-TEA CZ-ISM BE-ZON BE-ZIA. 02-814 | 02-104 | 02-104 | 02-104 ATTENO-1 ATTENS-1 ATTENS-1 GUTENS- GUTENS- GUTENO-77.0 ATTEN !- I ATTEN 34 ATTEN 5-1 ATTEN 7-1 GUTENT SUTTONS GUTTONS BATTEN !-Ø % I BUSY-1 MOEX-1 SKINC-1 PKCHE-1 ARCHE - SKINC - MOEX - BUSY-OWLIN-I LANSAF-I ENDOREN VICSEN-I PROEN- DIOCH-MAN - ONLIN-795 (9) .88 NOEXT-/ HOENT-• 17P/ CADE1- CADDS- CADDY-7PRO 52 CALZE - CHOIL . CADOS-CAESS- CN032- CHOCH-B2-18A, 19A , 20A , 2/A 2












C-77/(C-78 blank)


6. ALL TRANSISTORS MRE 2N2369 A
5. ALL DIODES MRE 810006.
4. ALL SYMBOUS MRE PER GTE/TS DRAFTING
STANDARDS MANUAL.
3. ALL CARACITORS MRE DU MIDROFRANDS
2. ALL RESISTOR VALUES ARE IN OWRS, ±5%, 4%
LREFERENCE DOLUMENTS:
ASSEMBLY DAG. 104295
TEST SPEC: 250778


MOTES: UNLESS OTHERWISE SPECIFIED

	IACULTS.	REFERENCE DESIGNATIONS				
TEUS PIN	NEF DES		UST USED	NOT USED		
800014	54	2	R44 C3I CR8 Q6 TI TP32 ZI	R54 C5 C9		




C - 79






C-81/(C-82 blank)

T O 3 1 S 5 - 2 U Y Q - 1 2




T O 3 1 S 5 - 2 U Y Q - 1 2



C-85/(C-86 blank)

T O 3 1 S 5 - 2 U Y Q - 1 2

TEX.	ITA.	TOVE	1, And 1, 100 at 1, 100 at 2		å	177.5
A	-		BLONE RE PROUETON .	1.77	16	-
В		6	PEVSED			
C		8	EEVICED			
0	\mathbf{T}	1	R4 WE ISOA, RS WE IK			
E			PROVIDED AUTOMORES FOR CAS 4 PA			_ 1
F		10	HODEFURATED RED 12002		-	77
6	T	П	MODEPORATED 600 10046		4	. 7
H	I		INCOMPONETED ECO LOSIG		16	1
1	T	100	INCORPORTED ECO 10657		TE	



VE.E-VE.A NIM : 32MS YTLIIBATZULLA [A]

		Ы	1	
_	ı	J	_	

SELECT CHART											
CRI	25	R4	R5	R4	25	R4					
8.70-5.77	IK	1200	ZK	220a	2.5K	2700					
4.00-4.09V	T	1300	T	2400	1	300					
4.10-4.39V	П	150n	П	27Ca	П	330					
4.40-4.57V											
460-469V	īK	200a	2K	340 0	25X	470.0					

2 REFERENCE ASSY DWG NO. 101014. 1 RESISTORS ARE N OHMS ± 5% 1/2 W. NOTES: UNLESS OTHERWISE SPECIFIED

APR	ICATION	64	1000
NEIT AMBY	USED ON	-	
	OVP-1	Γ	
		Т	
		T-	
	 	1	
		T	П
		_	М
		1	
	 	+-	\vdash
		1	

STANDARD POWER, INC.	
TITLE	
SCHEMATIC, OVP-1	
CODE BENT SIZE DING NO.	ŒV.
3 101017 .	J
SCALE! WEIGHT! SHEET I O	1

C-87/(C-88 blank)

- A Contract	L	807	in the state of th		ENG	IN	EE	RING ORDER	E.C	O. NO _	3862
1				Anca S	PRODUCT AF			4207. 194093 750 SOTYPE RELECTANCE	DATE.	6-14-76 BHT	1002
E.O.	Н	8	D	DOCUMENT			V.	TITLE	PER SHT	NEXT ASSEMBLY	DATE INCORP.
01			X	300352		Al	AZ	Logic Dia-Disc Controller Interface	2	104095	
		Γ									

TO UPDATE MNEMONIC GLOSSARY.

E O.R 200 /26

* CHANGE PER SHEET 2.

DOMIZANT MONEER	Um Ma	ral.	6-15-76	COST ANALYS REFERENCE:	³⁷⁵⁰	
EFFECT	T UPON		DESCRIPTION	N/EFFECTIVITY		The Last
FINISHED	IN FIELD	N/.	A			anice co
60008	IN HOUSE	3				Carlo Friday
WORK IN	IM TEST	2				PATE PATE
PROCESS	IN PROD.	5				MANUFACTURING DATE
PARTS IN ST	TORES					RZBuris 5/21/76
Parts on C	ROER					Probula 5/27/7L
POPLED RETT	JRM3	9				RECORDED 2//3 DATE 6/3 1/7
JUTY O	ONTROL	<u> </u>				ORAWN S.B DATE 6-14-76
VENDOR TO	OLING	N/A	A			كالنصاطين المسموسي والأراث وبروسيون
DOCUMENT	88	I AS	NOTED &			
MANUALS		o N	A			RELEASED SC DATE 6//7/76
<u> </u>						E.O. NO

COM NO. 5025 REV. 1/74

ENGINEERING ORDER

140 104757 104083

DATE 6-/4-76 BIT 2 OF

REVISE DOCUMENT 300352:

SHT. 3, MNEMONIC GLOSSARY:

CHANGE DAO-7/7A4,7B4,7C4/DEVICE ADDRESS TO DAO-7/7A5,7B5,7C5
DEVICE ADDRESS.

DELETE DAOO-07/7A5,7B5,7C5/DEVICE ADDRESS.

CHANGE ENDIX TO ENIDX.

CHANGE IDDO-7/8/70 IDDO-7/6,8/.

SHT.4, CONNECTOR DATA:

CHANGE J3, PINS 5,7,9,11,13,15,11,19 FROM DAOO-DAO7, TO DAO-DA7: CHANGE J3, PIN 49, FROM STB- TO STRØBE-.

SHT. 7, DEVICE ADDRESS DECODE:

CHANGE J3, PINS 5,7,9,11,13,15,17,19 FROM DAGO - DA

Ī					ENG	IN	EE	RING ORDER	E.	D. 10 3	590
ريا مار	<u>.</u>				PRODUCT APP	ectes Ica Mc): 10 134	4095	DATE	10-29-75 CHT	_of_2
0.		8	o	DOCUMENT .	حبابات ذورسيديون	00 00 00	iv. New	TITLE	PER	NEXT ASSEMBLY	DATE INCORP.
13 _ 24			X	30035	i 2	A	Al	CONTROLLER INT.	1	104095	
. "											

CLARIFY I.C. LABEL

* ADD "40 × 9 FIFØ" TO SHT II I.C. 8L.

EFFEC	TUPON		DESCRIPTION/EFFECTIVITY	GOLGHAIRMAN BAY
FINISHED	IN FIELD	0	N/A	SERVICE CO. DAY
30008	IN HOUSE	0	N/A	
WORK IN	IN TEST	0	N/A	Some Morros //-25-5
PROCESS	IN PROD.	0	N/A	MARUPACTURING DAT
ARTS IN STORES		0	NIA	
arts on c	RDER	0	N/A	QUALITY
ELD RET	Jans	0	N/A	RECORDED AT DATE 14-4-7
uality o	DNTROL	0	N/A	DRAWN RIM DATE 10-29-7
endor to	OOLING	0	N/A	
OCUMENT	\$	0	AS NOTED *	MECKED DAJ DATE IA
ANUALS		0	N/A	RELEASED S. B. DATE 1/24/75
				E.O. NO. 3590



ENGINEERING ORDER

E.O. m. 3590

PRODUCT AFFECTED 1640 9

BOTHE REC CHNG

DATE 10-29-75 BUT & C.

DOCUMENT CHANGE

300352

SHEET II ADD NOMENCLATURE SECTION B,2 I.C. 8L " 40 × 9 FIFØ " DEPARTMENT OF THE ARMY
US ARMY AG PUBLICATIONS CENTER
1838 WOODSON ROAD
ST LOUIS, MISSOURI 63114

OFFICIAL BUSINESS PENALTY FOR PRIVATE USE \$300 POSTAGE AND FEES PAID DEPARTMENT OF THE ARMY DOD 314



END 03-20-83

DATE



